AcoSail/kernel_optimize_test
8
0
Fork 0
forked from luck/tmp_suning_uos_patched
Code Pull Requests Activity
8fbd54ab06
kernel_optimize_test/include/dt-bindings/iio/qcom,spmi-adc7-pm8350.h

68 lines
2.9 KiB
C
Raw Normal View History

iio: adc: Add PMIC7 ADC bindings Add documentation for PMIC7 ADC peripheral. For the PMIC7-type PMICs, ADC peripheral is present in HW for the following PMICs: PMK8350, PM8350, PM8350b, PMR735a and PMR735b. Of these, only the ADC peripheral on PMK8350 is exposed directly to SW. If SW needs to communicate with ADCs on other PMICs, it specifies the PMIC to PMK8350 through the newly added SID register and communication between PMK8350 ADC and other PMIC ADCs is carried out through PBS(Programmable Boot Sequence) at the firmware level. In addition, add definitions for ADC channels and virtual channel definitions (combination of ADC channel number and PMIC SID number) per PMIC, to be used by ADC clients for PMIC7. Signed-off-by: Jishnu Prakash <jprakash@codeaurora.org> Reviewed-by: Amit Kucheria <amit.kucheria@linaro.org> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
2020-05-29 00:54:24 +08:00
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2020, The Linux Foundation. All rights reserved.
*/
#ifndef _DT_BINDINGS_QCOM_SPMI_VADC_PM8350_H
#define _DT_BINDINGS_QCOM_SPMI_VADC_PM8350_H
#ifndef PM8350_SID
#define PM8350_SID 1
#endif
/* ADC channels for PM8350_ADC for PMIC7 */
#define PM8350_ADC7_REF_GND (PM8350_SID << 8 | 0x0)
#define PM8350_ADC7_1P25VREF (PM8350_SID << 8 | 0x01)
#define PM8350_ADC7_VREF_VADC (PM8350_SID << 8 | 0x02)
#define PM8350_ADC7_DIE_TEMP (PM8350_SID << 8 | 0x03)
#define PM8350_ADC7_AMUX_THM1 (PM8350_SID << 8 | 0x04)
#define PM8350_ADC7_AMUX_THM2 (PM8350_SID << 8 | 0x05)
#define PM8350_ADC7_AMUX_THM3 (PM8350_SID << 8 | 0x06)
#define PM8350_ADC7_AMUX_THM4 (PM8350_SID << 8 | 0x07)
#define PM8350_ADC7_AMUX_THM5 (PM8350_SID << 8 | 0x08)
#define PM8350_ADC7_GPIO1 (PM8350_SID << 8 | 0x0a)
#define PM8350_ADC7_GPIO2 (PM8350_SID << 8 | 0x0b)
#define PM8350_ADC7_GPIO3 (PM8350_SID << 8 | 0x0c)
#define PM8350_ADC7_GPIO4 (PM8350_SID << 8 | 0x0d)
/* 30k pull-up1 */
#define PM8350_ADC7_AMUX_THM1_30K_PU (PM8350_SID << 8 | 0x24)
#define PM8350_ADC7_AMUX_THM2_30K_PU (PM8350_SID << 8 | 0x25)
#define PM8350_ADC7_AMUX_THM3_30K_PU (PM8350_SID << 8 | 0x26)
#define PM8350_ADC7_AMUX_THM4_30K_PU (PM8350_SID << 8 | 0x27)
#define PM8350_ADC7_AMUX_THM5_30K_PU (PM8350_SID << 8 | 0x28)
#define PM8350_ADC7_GPIO1_30K_PU (PM8350_SID << 8 | 0x2a)
#define PM8350_ADC7_GPIO2_30K_PU (PM8350_SID << 8 | 0x2b)
#define PM8350_ADC7_GPIO3_30K_PU (PM8350_SID << 8 | 0x2c)
#define PM8350_ADC7_GPIO4_30K_PU (PM8350_SID << 8 | 0x2d)
/* 100k pull-up2 */
#define PM8350_ADC7_AMUX_THM1_100K_PU (PM8350_SID << 8 | 0x44)
#define PM8350_ADC7_AMUX_THM2_100K_PU (PM8350_SID << 8 | 0x45)
#define PM8350_ADC7_AMUX_THM3_100K_PU (PM8350_SID << 8 | 0x46)
#define PM8350_ADC7_AMUX_THM4_100K_PU (PM8350_SID << 8 | 0x47)
#define PM8350_ADC7_AMUX_THM5_100K_PU (PM8350_SID << 8 | 0x48)
#define PM8350_ADC7_GPIO1_100K_PU (PM8350_SID << 8 | 0x4a)
#define PM8350_ADC7_GPIO2_100K_PU (PM8350_SID << 8 | 0x4b)
#define PM8350_ADC7_GPIO3_100K_PU (PM8350_SID << 8 | 0x4c)
#define PM8350_ADC7_GPIO4_100K_PU (PM8350_SID << 8 | 0x4d)
/* 400k pull-up3 */
#define PM8350_ADC7_AMUX_THM1_400K_PU (PM8350_SID << 8 | 0x64)
#define PM8350_ADC7_AMUX_THM2_400K_PU (PM8350_SID << 8 | 0x65)
#define PM8350_ADC7_AMUX_THM3_400K_PU (PM8350_SID << 8 | 0x66)
#define PM8350_ADC7_AMUX_THM4_400K_PU (PM8350_SID << 8 | 0x67)
#define PM8350_ADC7_AMUX_THM5_400K_PU (PM8350_SID << 8 | 0x68)
#define PM8350_ADC7_GPIO1_400K_PU (PM8350_SID << 8 | 0x6a)
#define PM8350_ADC7_GPIO2_400K_PU (PM8350_SID << 8 | 0x6b)
#define PM8350_ADC7_GPIO3_400K_PU (PM8350_SID << 8 | 0x6c)
#define PM8350_ADC7_GPIO4_400K_PU (PM8350_SID << 8 | 0x6d)
/* 1/3 Divider */
#define PM8350_ADC7_GPIO4_DIV3 (PM8350_SID << 8 | 0x8d)
#define PM8350_ADC7_VPH_PWR (PM8350_SID << 8 | 0x8e)
#endif /* _DT_BINDINGS_QCOM_SPMI_VADC_PM8350_H */
Copy Permalink