forked from luck/tmp_suning_uos_patched
28 lines
1.0 KiB
C
28 lines
1.0 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2017 Martin Blumenstingl <martin.blumenstingl@googlemail.com>.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _DT_BINDINGS_AMLOGIC_MESON8B_CLKC_RESET_H
|
||
|
|
#define _DT_BINDINGS_AMLOGIC_MESON8B_CLKC_RESET_H
|
||
|
|
|
||
|
|
#define CLKC_RESET_L2_CACHE_SOFT_RESET 0
|
||
|
|
#define CLKC_RESET_AXI_64_TO_128_BRIDGE_A5_SOFT_RESET 1
|
||
|
|
#define CLKC_RESET_SCU_SOFT_RESET 2
|
||
|
|
#define CLKC_RESET_CPU0_SOFT_RESET 3
|
||
|
|
#define CLKC_RESET_CPU1_SOFT_RESET 4
|
||
|
|
#define CLKC_RESET_CPU2_SOFT_RESET 5
|
||
|
|
#define CLKC_RESET_CPU3_SOFT_RESET 6
|
||
|
|
#define CLKC_RESET_A5_GLOBAL_RESET 7
|
||
|
|
#define CLKC_RESET_A5_AXI_SOFT_RESET 8
|
||
|
|
#define CLKC_RESET_A5_ABP_SOFT_RESET 9
|
||
|
|
#define CLKC_RESET_AXI_64_TO_128_BRIDGE_MMC_SOFT_RESET 10
|
||
|
|
#define CLKC_RESET_VID_CLK_CNTL_SOFT_RESET 11
|
||
|
|
#define CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_POST 12
|
||
|
|
#define CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_PRE 13
|
||
|
|
#define CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_POST 14
|
||
|
|
#define CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_PRE 15
|
||
|
|
|
||
|
|
#endif /* _DT_BINDINGS_AMLOGIC_MESON8B_CLKC_RESET_H */
|