kernel_optimize_test/include/dt-bindings/reset/mt2701-resets.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2015 MediaTek, Shunli Wang <shunli.wang@mediatek.com>
 */

#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT2701
#define _DT_BINDINGS_RESET_CONTROLLER_MT2701

/* INFRACFG resets */
#define MT2701_INFRA_EMI_REG_RST		0
#define MT2701_INFRA_DRAMC0_A0_RST		1
#define MT2701_INFRA_FHCTL_RST			2
#define MT2701_INFRA_APCIRQ_EINT_RST		3
#define MT2701_INFRA_APXGPT_RST			4
#define MT2701_INFRA_SCPSYS_RST			5
#define MT2701_INFRA_KP_RST			6
#define MT2701_INFRA_PMIC_WRAP_RST		7
#define MT2701_INFRA_MIPI_RST			8
#define MT2701_INFRA_IRRX_RST			9
#define MT2701_INFRA_CEC_RST			10
#define MT2701_INFRA_EMI_RST			32
#define MT2701_INFRA_DRAMC0_RST			34
#define MT2701_INFRA_TRNG_RST			37
#define MT2701_INFRA_SYSIRQ_RST			38

/*  PERICFG resets */
#define MT2701_PERI_UART0_SW_RST		0
#define MT2701_PERI_UART1_SW_RST		1
#define MT2701_PERI_UART2_SW_RST		2
#define MT2701_PERI_UART3_SW_RST		3
#define MT2701_PERI_GCPU_SW_RST			5
#define MT2701_PERI_BTIF_SW_RST			6
#define MT2701_PERI_PWM_SW_RST			8
#define MT2701_PERI_AUXADC_SW_RST		10
#define MT2701_PERI_DMA_SW_RST			11
#define MT2701_PERI_NFI_SW_RST			14
#define MT2701_PERI_NLI_SW_RST			15
#define MT2701_PERI_THERM_SW_RST		16
#define MT2701_PERI_MSDC2_SW_RST		17
#define MT2701_PERI_MSDC0_SW_RST		19
#define MT2701_PERI_MSDC1_SW_RST		20
#define MT2701_PERI_I2C0_SW_RST			22
#define MT2701_PERI_I2C1_SW_RST			23
#define MT2701_PERI_I2C2_SW_RST			24
#define MT2701_PERI_I2C3_SW_RST			25
#define MT2701_PERI_USB_SW_RST			28
#define MT2701_PERI_ETH_SW_RST			29
#define MT2701_PERI_SPI0_SW_RST			33

/* TOPRGU resets */
#define MT2701_TOPRGU_INFRA_RST			0
#define MT2701_TOPRGU_MM_RST			1
#define MT2701_TOPRGU_MFG_RST			2
#define MT2701_TOPRGU_ETHDMA_RST		3
#define MT2701_TOPRGU_VDEC_RST			4
#define MT2701_TOPRGU_VENC_IMG_RST		5
#define MT2701_TOPRGU_DDRPHY_RST		6
#define MT2701_TOPRGU_MD_RST			7
#define MT2701_TOPRGU_INFRA_AO_RST		8
#define MT2701_TOPRGU_CONN_RST			9
#define MT2701_TOPRGU_APMIXED_RST		10
#define MT2701_TOPRGU_HIFSYS_RST		11
#define MT2701_TOPRGU_CONN_MCU_RST		12
#define MT2701_TOPRGU_BDP_DISP_RST		13

/* HIFSYS resets */
#define MT2701_HIFSYS_UHOST0_RST		3
#define MT2701_HIFSYS_UHOST1_RST		4
#define MT2701_HIFSYS_UPHY0_RST			21
#define MT2701_HIFSYS_UPHY1_RST			22
#define MT2701_HIFSYS_PCIE0_RST			24
#define MT2701_HIFSYS_PCIE1_RST			25
#define MT2701_HIFSYS_PCIE2_RST			26

/* ETHSYS resets */
#define MT2701_ETHSYS_SYS_RST			0
#define MT2701_ETHSYS_MCM_RST			2
#define MT2701_ETHSYS_FE_RST			6
#define MT2701_ETHSYS_GMAC_RST			23
#define MT2701_ETHSYS_PPE_RST			31

/* G3DSYS resets */
#define MT2701_G3DSYS_CORE_RST			0

#endif  /* _DT_BINDINGS_RESET_CONTROLLER_MT2701 */