AcoSail/kernel_optimize_test
8
0
Fork 0
forked from luck/tmp_suning_uos_patched
Code Pull Requests Activity

dt-bindings: clock: Add RTC related clocks for Ingenic SoCs.

Browse Source 
Add RTC related clocks bindings for the JZ4780 SoC, the X1000 SoC,
and the X1830 SoC from Ingenic.

Tested-by: 周正 (Zhou Zheng) <sernia.zhou@foxmail.com>
Signed-off-by: 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
Link: https://lore.kernel.org/r/20200725051136.58220-2-zhouyanjie@wanyeetech.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
周琰杰 (Zhou Yanjie) 2020-07-25 13:11:34 +08:00 committed by Stephen Boyd
parent b3a9e3b962
commit 316810e883
3 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/dt-bindings/clock/jz4780-cgu.h
View File

@ -85,5 +85,7 @@
#define JZ4780_CLK_DES 70 #define JZ4780_CLK_DES 70
#define JZ4780_CLK_X2D 71 #define JZ4780_CLK_X2D 71
#define JZ4780_CLK_CORE1 72 #define JZ4780_CLK_CORE1 72
#define JZ4780_CLK_EXCLK_DIV512 73
#define JZ4780_CLK_RTC 74
#endif /* __DT_BINDINGS_CLOCK_JZ4780_CGU_H__ */ #endif /* __DT_BINDINGS_CLOCK_JZ4780_CGU_H__ */

2
include/dt-bindings/clock/x1000-cgu.h
View File

@ -48,5 +48,7 @@
#define X1000_CLK_SSI 33 #define X1000_CLK_SSI 33
#define X1000_CLK_OST 34 #define X1000_CLK_OST 34
#define X1000_CLK_PDMA 35 #define X1000_CLK_PDMA 35
#define X1000_CLK_EXCLK_DIV512 36
#define X1000_CLK_RTC 37
#endif /* __DT_BINDINGS_CLOCK_X1000_CGU_H__ */ #endif /* __DT_BINDINGS_CLOCK_X1000_CGU_H__ */

2
include/dt-bindings/clock/x1830-cgu.h
View File

@ -51,5 +51,7 @@
#define X1830_CLK_TCU 36 #define X1830_CLK_TCU 36
#define X1830_CLK_DTRNG 37 #define X1830_CLK_DTRNG 37
#define X1830_CLK_OST 38 #define X1830_CLK_OST 38
#define X1830_CLK_EXCLK_DIV512 39
#define X1830_CLK_RTC 40
#endif /* __DT_BINDINGS_CLOCK_X1830_CGU_H__ */ #endif /* __DT_BINDINGS_CLOCK_X1830_CGU_H__ */