forked from luck/tmp_suning_uos_patched
irq/generic-chip: fix a few kernel-doc entries
Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Jiri Kosina <jkosina@suse.cz>
This commit is contained in:
parent
adc88ffc40
commit
37074c5a1b
|
@ -48,7 +48,7 @@ void irq_gc_mask_disable_reg(struct irq_data *d)
|
|||
}
|
||||
|
||||
/**
|
||||
* irq_gc_mask_set_mask_bit - Mask chip via setting bit in mask register
|
||||
* irq_gc_mask_set_bit - Mask irq via setting bit in mask register
|
||||
* @d: irq_data
|
||||
*
|
||||
* Chip has a single mask register. Values of this register are cached
|
||||
|
@ -66,7 +66,7 @@ void irq_gc_mask_set_bit(struct irq_data *d)
|
|||
}
|
||||
|
||||
/**
|
||||
* irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register
|
||||
* irq_gc_mask_clr_bit - Mask chip via clearing bit in mask register
|
||||
* @d: irq_data
|
||||
*
|
||||
* Chip has a single mask register. Values of this register are cached
|
||||
|
@ -130,7 +130,7 @@ void irq_gc_ack_clr_bit(struct irq_data *d)
|
|||
}
|
||||
|
||||
/**
|
||||
* irq_gc_mask_disable_reg_and_ack- Mask and ack pending interrupt
|
||||
* irq_gc_mask_disable_reg_and_ack - Mask and ack pending interrupt
|
||||
* @d: irq_data
|
||||
*/
|
||||
void irq_gc_mask_disable_reg_and_ack(struct irq_data *d)
|
||||
|
|
Loading…
Reference in New Issue
Block a user