forked from luck/tmp_suning_uos_patched
ath9k_hw: clear MIB interrupt causes when skipping ANI adjustments
We get an MIB interrupt when we hit certain PHY error counter thresholds. If ANI is disabled but the MIB interrupt is enabled we'll keep around the old MIB interrupt causes. Since ath9k disables the MIB interrupt when ANI is disabled this is not a fix, but more of a sanity fix in case we ever need the MIB interrupt enabled but disabling ANI. Signed-off-by: Luis R. Rodriguez <lrodriguez@atheros.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
This commit is contained in:
parent
37e5bf6535
commit
6e97f0fb4d
@ -585,8 +585,15 @@ void ath9k_hw_procmibevent(struct ath_hw *ah)
|
|||||||
/* Clear the mib counters and save them in the stats */
|
/* Clear the mib counters and save them in the stats */
|
||||||
ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
|
ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
|
||||||
|
|
||||||
if (!DO_ANI(ah))
|
if (!DO_ANI(ah)) {
|
||||||
|
/*
|
||||||
|
* We must always clear the interrupt cause by
|
||||||
|
* resetting the phy error regs.
|
||||||
|
*/
|
||||||
|
REG_WRITE(ah, AR_PHY_ERR_1, 0);
|
||||||
|
REG_WRITE(ah, AR_PHY_ERR_2, 0);
|
||||||
return;
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
/* NB: these are not reset-on-read */
|
/* NB: these are not reset-on-read */
|
||||||
phyCnt1 = REG_READ(ah, AR_PHY_ERR_1);
|
phyCnt1 = REG_READ(ah, AR_PHY_ERR_1);
|
||||||
|
Loading…
Reference in New Issue
Block a user