AcoSail/kernel_optimize_test
8
0
Fork 0
forked from luck/tmp_suning_uos_patched
Code Pull Requests Activity

dt-bindings: clock: tegra: Add clock ID for CSI TPG clock

Browse Source 
Tegra210 uses PLLD out internally for CSI TPG. This patch adds a clock
ID for this CSI TPG clock from PLLD.

Acked-by: Rob Herring <robh@kernel.org>
Acked-by: Stephen Boyd <sboyd@kernel.org>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Sowjanya Komatineni 2020-05-04 19:31:54 -07:00 committed by Thierry Reding
parent 8f3d9f3542
commit 796705bcb1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/dt-bindings/clock/tegra210-car.h
View File

@ -358,7 +358,7 @@
#define TEGRA210_CLK_PLL_A_OUT0_OUT_ADSP 324 #define TEGRA210_CLK_PLL_A_OUT0_OUT_ADSP 324
/* 325 */ /* 325 */
#define TEGRA210_CLK_OSC 326 #define TEGRA210_CLK_OSC 326
/* 327 */ #define TEGRA210_CLK_CSI_TPG 327
/* 328 */ /* 328 */
/* 329 */ /* 329 */
/* 330 */ /* 330 */