forked from luck/tmp_suning_uos_patched
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/mattst88/alpha-2.6
* 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/mattst88/alpha-2.6:
alpha: fix WARN_ON in __local_bh_enable()
alpha: fix breakage caused by df9ee29270
alpha: add GENERIC_HARDIRQS_NO__DO_IRQ to Kconfig
alpha/osf_sys: remove unused MAX_SELECT_SECONDS
alpha: change to new Makefile flag variables
alpha: kill off alpha_do_IRQ
alpha: irq clean up
alpha: use set_irq_chip and push down __do_IRQ to the machine types
This commit is contained in:
commit
af575e2d2e
@ -68,6 +68,9 @@ config GENERIC_IOMAP
|
||||
bool
|
||||
default n
|
||||
|
||||
config GENERIC_HARDIRQS_NO__DO_IRQ
|
||||
def_bool y
|
||||
|
||||
config GENERIC_HARDIRQS
|
||||
bool
|
||||
default y
|
||||
|
@ -37,8 +37,9 @@
|
||||
*/
|
||||
extern inline void __set_hae(unsigned long new_hae)
|
||||
{
|
||||
unsigned long flags;
|
||||
local_irq_save(flags);
|
||||
unsigned long flags = swpipl(IPL_MAX);
|
||||
|
||||
barrier();
|
||||
|
||||
alpha_mv.hae_cache = new_hae;
|
||||
*alpha_mv.hae_register = new_hae;
|
||||
@ -46,7 +47,8 @@ extern inline void __set_hae(unsigned long new_hae)
|
||||
/* Re-read to make sure it was written. */
|
||||
new_hae = *alpha_mv.hae_register;
|
||||
|
||||
local_irq_restore(flags);
|
||||
setipl(flags);
|
||||
barrier();
|
||||
}
|
||||
|
||||
extern inline void set_hae(unsigned long new_hae)
|
||||
|
@ -3,8 +3,8 @@
|
||||
#
|
||||
|
||||
extra-y := head.o vmlinux.lds
|
||||
EXTRA_AFLAGS := $(KBUILD_CFLAGS)
|
||||
EXTRA_CFLAGS := -Werror -Wno-sign-compare
|
||||
asflags-y := $(KBUILD_CFLAGS)
|
||||
ccflags-y := -Werror -Wno-sign-compare
|
||||
|
||||
obj-y := entry.o traps.o process.o init_task.o osf_sys.o irq.o \
|
||||
irq_alpha.o signal.o setup.o ptrace.o time.o \
|
||||
|
@ -44,10 +44,11 @@ static char irq_user_affinity[NR_IRQS];
|
||||
|
||||
int irq_select_affinity(unsigned int irq)
|
||||
{
|
||||
struct irq_desc *desc = irq_to_desc[irq];
|
||||
static int last_cpu;
|
||||
int cpu = last_cpu + 1;
|
||||
|
||||
if (!irq_desc[irq].chip->set_affinity || irq_user_affinity[irq])
|
||||
if (!desc || !get_irq_desc_chip(desc)->set_affinity || irq_user_affinity[irq])
|
||||
return 1;
|
||||
|
||||
while (!cpu_possible(cpu) ||
|
||||
@ -55,8 +56,8 @@ int irq_select_affinity(unsigned int irq)
|
||||
cpu = (cpu < (NR_CPUS-1) ? cpu + 1 : 0);
|
||||
last_cpu = cpu;
|
||||
|
||||
cpumask_copy(irq_desc[irq].affinity, cpumask_of(cpu));
|
||||
irq_desc[irq].chip->set_affinity(irq, cpumask_of(cpu));
|
||||
cpumask_copy(desc->affinity, cpumask_of(cpu));
|
||||
get_irq_desc_chip(desc)->set_affinity(irq, cpumask_of(cpu));
|
||||
return 0;
|
||||
}
|
||||
#endif /* CONFIG_SMP */
|
||||
@ -67,6 +68,7 @@ show_interrupts(struct seq_file *p, void *v)
|
||||
int j;
|
||||
int irq = *(loff_t *) v;
|
||||
struct irqaction * action;
|
||||
struct irq_desc *desc;
|
||||
unsigned long flags;
|
||||
|
||||
#ifdef CONFIG_SMP
|
||||
@ -79,8 +81,13 @@ show_interrupts(struct seq_file *p, void *v)
|
||||
#endif
|
||||
|
||||
if (irq < ACTUAL_NR_IRQS) {
|
||||
raw_spin_lock_irqsave(&irq_desc[irq].lock, flags);
|
||||
action = irq_desc[irq].action;
|
||||
desc = irq_to_desc(irq);
|
||||
|
||||
if (!desc)
|
||||
return 0;
|
||||
|
||||
raw_spin_lock_irqsave(&desc->lock, flags);
|
||||
action = desc->action;
|
||||
if (!action)
|
||||
goto unlock;
|
||||
seq_printf(p, "%3d: ", irq);
|
||||
@ -90,7 +97,7 @@ show_interrupts(struct seq_file *p, void *v)
|
||||
for_each_online_cpu(j)
|
||||
seq_printf(p, "%10u ", kstat_irqs_cpu(irq, j));
|
||||
#endif
|
||||
seq_printf(p, " %14s", irq_desc[irq].chip->name);
|
||||
seq_printf(p, " %14s", get_irq_desc_chip(desc)->name);
|
||||
seq_printf(p, " %c%s",
|
||||
(action->flags & IRQF_DISABLED)?'+':' ',
|
||||
action->name);
|
||||
@ -103,7 +110,7 @@ show_interrupts(struct seq_file *p, void *v)
|
||||
|
||||
seq_putc(p, '\n');
|
||||
unlock:
|
||||
raw_spin_unlock_irqrestore(&irq_desc[irq].lock, flags);
|
||||
raw_spin_unlock_irqrestore(&desc->lock, flags);
|
||||
} else if (irq == ACTUAL_NR_IRQS) {
|
||||
#ifdef CONFIG_SMP
|
||||
seq_puts(p, "IPI: ");
|
||||
@ -142,8 +149,10 @@ handle_irq(int irq)
|
||||
* handled by some other CPU. (or is disabled)
|
||||
*/
|
||||
static unsigned int illegal_count=0;
|
||||
struct irq_desc *desc = irq_to_desc(irq);
|
||||
|
||||
if ((unsigned) irq > ACTUAL_NR_IRQS && illegal_count < MAX_ILLEGAL_IRQS ) {
|
||||
if (!desc || ((unsigned) irq > ACTUAL_NR_IRQS &&
|
||||
illegal_count < MAX_ILLEGAL_IRQS)) {
|
||||
irq_err_count++;
|
||||
illegal_count++;
|
||||
printk(KERN_CRIT "device_interrupt: invalid interrupt %d\n",
|
||||
@ -151,14 +160,14 @@ handle_irq(int irq)
|
||||
return;
|
||||
}
|
||||
|
||||
irq_enter();
|
||||
/*
|
||||
* __do_IRQ() must be called with IPL_MAX. Note that we do not
|
||||
* From here we must proceed with IPL_MAX. Note that we do not
|
||||
* explicitly enable interrupts afterwards - some MILO PALcode
|
||||
* (namely LX164 one) seems to have severe problems with RTI
|
||||
* at IPL 0.
|
||||
*/
|
||||
local_irq_disable();
|
||||
__do_IRQ(irq);
|
||||
irq_enter();
|
||||
generic_handle_irq_desc(irq, desc);
|
||||
irq_exit();
|
||||
}
|
||||
|
@ -219,31 +219,23 @@ process_mcheck_info(unsigned long vector, unsigned long la_ptr,
|
||||
* processed by PALcode, and comes in via entInt vector 1.
|
||||
*/
|
||||
|
||||
static void rtc_enable_disable(unsigned int irq) { }
|
||||
static unsigned int rtc_startup(unsigned int irq) { return 0; }
|
||||
|
||||
struct irqaction timer_irqaction = {
|
||||
.handler = timer_interrupt,
|
||||
.flags = IRQF_DISABLED,
|
||||
.name = "timer",
|
||||
};
|
||||
|
||||
static struct irq_chip rtc_irq_type = {
|
||||
.name = "RTC",
|
||||
.startup = rtc_startup,
|
||||
.shutdown = rtc_enable_disable,
|
||||
.enable = rtc_enable_disable,
|
||||
.disable = rtc_enable_disable,
|
||||
.ack = rtc_enable_disable,
|
||||
.end = rtc_enable_disable,
|
||||
};
|
||||
|
||||
void __init
|
||||
init_rtc_irq(void)
|
||||
{
|
||||
irq_desc[RTC_IRQ].status = IRQ_DISABLED;
|
||||
irq_desc[RTC_IRQ].chip = &rtc_irq_type;
|
||||
setup_irq(RTC_IRQ, &timer_irqaction);
|
||||
struct irq_desc *desc = irq_to_desc(RTC_IRQ);
|
||||
|
||||
if (desc) {
|
||||
desc->status |= IRQ_DISABLED;
|
||||
set_irq_chip_and_handler_name(RTC_IRQ, &no_irq_chip,
|
||||
handle_simple_irq, "RTC");
|
||||
setup_irq(RTC_IRQ, &timer_irqaction);
|
||||
}
|
||||
}
|
||||
|
||||
/* Dummy irqactions. */
|
||||
|
@ -69,28 +69,11 @@ i8259a_mask_and_ack_irq(unsigned int irq)
|
||||
spin_unlock(&i8259_irq_lock);
|
||||
}
|
||||
|
||||
unsigned int
|
||||
i8259a_startup_irq(unsigned int irq)
|
||||
{
|
||||
i8259a_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
void
|
||||
i8259a_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
i8259a_enable_irq(irq);
|
||||
}
|
||||
|
||||
struct irq_chip i8259a_irq_type = {
|
||||
.name = "XT-PIC",
|
||||
.startup = i8259a_startup_irq,
|
||||
.shutdown = i8259a_disable_irq,
|
||||
.enable = i8259a_enable_irq,
|
||||
.disable = i8259a_disable_irq,
|
||||
.ack = i8259a_mask_and_ack_irq,
|
||||
.end = i8259a_end_irq,
|
||||
.unmask = i8259a_enable_irq,
|
||||
.mask = i8259a_disable_irq,
|
||||
.mask_ack = i8259a_mask_and_ack_irq,
|
||||
};
|
||||
|
||||
void __init
|
||||
@ -107,8 +90,7 @@ init_i8259a_irqs(void)
|
||||
outb(0xff, 0xA1); /* mask all of 8259A-2 */
|
||||
|
||||
for (i = 0; i < 16; i++) {
|
||||
irq_desc[i].status = IRQ_DISABLED;
|
||||
irq_desc[i].chip = &i8259a_irq_type;
|
||||
set_irq_chip_and_handler(i, &i8259a_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
setup_irq(2, &cascade);
|
||||
|
@ -40,20 +40,6 @@ pyxis_disable_irq(unsigned int irq)
|
||||
pyxis_update_irq_hw(cached_irq_mask &= ~(1UL << (irq - 16)));
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
pyxis_startup_irq(unsigned int irq)
|
||||
{
|
||||
pyxis_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
pyxis_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
pyxis_enable_irq(irq);
|
||||
}
|
||||
|
||||
static void
|
||||
pyxis_mask_and_ack_irq(unsigned int irq)
|
||||
{
|
||||
@ -72,12 +58,9 @@ pyxis_mask_and_ack_irq(unsigned int irq)
|
||||
|
||||
static struct irq_chip pyxis_irq_type = {
|
||||
.name = "PYXIS",
|
||||
.startup = pyxis_startup_irq,
|
||||
.shutdown = pyxis_disable_irq,
|
||||
.enable = pyxis_enable_irq,
|
||||
.disable = pyxis_disable_irq,
|
||||
.ack = pyxis_mask_and_ack_irq,
|
||||
.end = pyxis_end_irq,
|
||||
.mask_ack = pyxis_mask_and_ack_irq,
|
||||
.mask = pyxis_disable_irq,
|
||||
.unmask = pyxis_enable_irq,
|
||||
};
|
||||
|
||||
void
|
||||
@ -119,8 +102,8 @@ init_pyxis_irqs(unsigned long ignore_mask)
|
||||
for (i = 16; i < 48; ++i) {
|
||||
if ((ignore_mask >> i) & 1)
|
||||
continue;
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &pyxis_irq_type;
|
||||
set_irq_chip_and_handler(i, &pyxis_irq_type, handle_level_irq);
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
}
|
||||
|
||||
setup_irq(16+7, &isa_cascade_irqaction);
|
||||
|
@ -33,29 +33,12 @@ srm_disable_irq(unsigned int irq)
|
||||
spin_unlock(&srm_irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
srm_startup_irq(unsigned int irq)
|
||||
{
|
||||
srm_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
srm_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
srm_enable_irq(irq);
|
||||
}
|
||||
|
||||
/* Handle interrupts from the SRM, assuming no additional weirdness. */
|
||||
static struct irq_chip srm_irq_type = {
|
||||
.name = "SRM",
|
||||
.startup = srm_startup_irq,
|
||||
.shutdown = srm_disable_irq,
|
||||
.enable = srm_enable_irq,
|
||||
.disable = srm_disable_irq,
|
||||
.ack = srm_disable_irq,
|
||||
.end = srm_end_irq,
|
||||
.unmask = srm_enable_irq,
|
||||
.mask = srm_disable_irq,
|
||||
.mask_ack = srm_disable_irq,
|
||||
};
|
||||
|
||||
void __init
|
||||
@ -68,8 +51,8 @@ init_srm_irqs(long max, unsigned long ignore_mask)
|
||||
for (i = 16; i < max; ++i) {
|
||||
if (i < 64 && ((ignore_mask >> i) & 1))
|
||||
continue;
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &srm_irq_type;
|
||||
set_irq_chip_and_handler(i, &srm_irq_type, handle_level_irq);
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -951,9 +951,6 @@ SYSCALL_DEFINE2(osf_utimes, const char __user *, filename,
|
||||
return do_utimes(AT_FDCWD, filename, tvs ? tv : NULL, 0);
|
||||
}
|
||||
|
||||
#define MAX_SELECT_SECONDS \
|
||||
((unsigned long) (MAX_SCHEDULE_TIMEOUT / HZ)-1)
|
||||
|
||||
SYSCALL_DEFINE5(osf_select, int, n, fd_set __user *, inp, fd_set __user *, outp,
|
||||
fd_set __user *, exp, struct timeval32 __user *, tvp)
|
||||
{
|
||||
|
@ -65,13 +65,6 @@ alcor_mask_and_ack_irq(unsigned int irq)
|
||||
*(vuip)GRU_INT_CLEAR = 0; mb();
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
alcor_startup_irq(unsigned int irq)
|
||||
{
|
||||
alcor_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
alcor_isa_mask_and_ack_irq(unsigned int irq)
|
||||
{
|
||||
@ -82,21 +75,11 @@ alcor_isa_mask_and_ack_irq(unsigned int irq)
|
||||
*(vuip)GRU_INT_CLEAR = 0; mb();
|
||||
}
|
||||
|
||||
static void
|
||||
alcor_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
alcor_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip alcor_irq_type = {
|
||||
.name = "ALCOR",
|
||||
.startup = alcor_startup_irq,
|
||||
.shutdown = alcor_disable_irq,
|
||||
.enable = alcor_enable_irq,
|
||||
.disable = alcor_disable_irq,
|
||||
.ack = alcor_mask_and_ack_irq,
|
||||
.end = alcor_end_irq,
|
||||
.unmask = alcor_enable_irq,
|
||||
.mask = alcor_disable_irq,
|
||||
.mask_ack = alcor_mask_and_ack_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -142,8 +125,8 @@ alcor_init_irq(void)
|
||||
on while IRQ probing. */
|
||||
if (i >= 16+20 && i <= 16+30)
|
||||
continue;
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &alcor_irq_type;
|
||||
set_irq_chip_and_handler(i, &alcor_irq_type, handle_level_irq);
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
}
|
||||
i8259a_irq_type.ack = alcor_isa_mask_and_ack_irq;
|
||||
|
||||
|
@ -57,28 +57,11 @@ cabriolet_disable_irq(unsigned int irq)
|
||||
cabriolet_update_irq_hw(irq, cached_irq_mask |= 1UL << irq);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
cabriolet_startup_irq(unsigned int irq)
|
||||
{
|
||||
cabriolet_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
cabriolet_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
cabriolet_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip cabriolet_irq_type = {
|
||||
.name = "CABRIOLET",
|
||||
.startup = cabriolet_startup_irq,
|
||||
.shutdown = cabriolet_disable_irq,
|
||||
.enable = cabriolet_enable_irq,
|
||||
.disable = cabriolet_disable_irq,
|
||||
.ack = cabriolet_disable_irq,
|
||||
.end = cabriolet_end_irq,
|
||||
.unmask = cabriolet_enable_irq,
|
||||
.mask = cabriolet_disable_irq,
|
||||
.mask_ack = cabriolet_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -122,8 +105,9 @@ common_init_irq(void (*srm_dev_int)(unsigned long v))
|
||||
outb(0xff, 0x806);
|
||||
|
||||
for (i = 16; i < 35; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &cabriolet_irq_type;
|
||||
set_irq_chip_and_handler(i, &cabriolet_irq_type,
|
||||
handle_level_irq);
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -115,20 +115,6 @@ dp264_disable_irq(unsigned int irq)
|
||||
spin_unlock(&dp264_irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
dp264_startup_irq(unsigned int irq)
|
||||
{
|
||||
dp264_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
dp264_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
dp264_enable_irq(irq);
|
||||
}
|
||||
|
||||
static void
|
||||
clipper_enable_irq(unsigned int irq)
|
||||
{
|
||||
@ -147,20 +133,6 @@ clipper_disable_irq(unsigned int irq)
|
||||
spin_unlock(&dp264_irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
clipper_startup_irq(unsigned int irq)
|
||||
{
|
||||
clipper_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
clipper_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
clipper_enable_irq(irq);
|
||||
}
|
||||
|
||||
static void
|
||||
cpu_set_irq_affinity(unsigned int irq, cpumask_t affinity)
|
||||
{
|
||||
@ -200,23 +172,17 @@ clipper_set_affinity(unsigned int irq, const struct cpumask *affinity)
|
||||
|
||||
static struct irq_chip dp264_irq_type = {
|
||||
.name = "DP264",
|
||||
.startup = dp264_startup_irq,
|
||||
.shutdown = dp264_disable_irq,
|
||||
.enable = dp264_enable_irq,
|
||||
.disable = dp264_disable_irq,
|
||||
.ack = dp264_disable_irq,
|
||||
.end = dp264_end_irq,
|
||||
.unmask = dp264_enable_irq,
|
||||
.mask = dp264_disable_irq,
|
||||
.mask_ack = dp264_disable_irq,
|
||||
.set_affinity = dp264_set_affinity,
|
||||
};
|
||||
|
||||
static struct irq_chip clipper_irq_type = {
|
||||
.name = "CLIPPER",
|
||||
.startup = clipper_startup_irq,
|
||||
.shutdown = clipper_disable_irq,
|
||||
.enable = clipper_enable_irq,
|
||||
.disable = clipper_disable_irq,
|
||||
.ack = clipper_disable_irq,
|
||||
.end = clipper_end_irq,
|
||||
.unmask = clipper_enable_irq,
|
||||
.mask = clipper_disable_irq,
|
||||
.mask_ack = clipper_disable_irq,
|
||||
.set_affinity = clipper_set_affinity,
|
||||
};
|
||||
|
||||
@ -302,8 +268,8 @@ init_tsunami_irqs(struct irq_chip * ops, int imin, int imax)
|
||||
{
|
||||
long i;
|
||||
for (i = imin; i <= imax; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = ops;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, ops, handle_level_irq);
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -55,28 +55,11 @@ eb64p_disable_irq(unsigned int irq)
|
||||
eb64p_update_irq_hw(irq, cached_irq_mask |= 1 << irq);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
eb64p_startup_irq(unsigned int irq)
|
||||
{
|
||||
eb64p_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
eb64p_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
eb64p_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip eb64p_irq_type = {
|
||||
.name = "EB64P",
|
||||
.startup = eb64p_startup_irq,
|
||||
.shutdown = eb64p_disable_irq,
|
||||
.enable = eb64p_enable_irq,
|
||||
.disable = eb64p_disable_irq,
|
||||
.ack = eb64p_disable_irq,
|
||||
.end = eb64p_end_irq,
|
||||
.unmask = eb64p_enable_irq,
|
||||
.mask = eb64p_disable_irq,
|
||||
.mask_ack = eb64p_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -135,8 +118,8 @@ eb64p_init_irq(void)
|
||||
init_i8259a_irqs();
|
||||
|
||||
for (i = 16; i < 32; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &eb64p_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &eb64p_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
common_init_isa_dma();
|
||||
|
@ -66,28 +66,11 @@ eiger_disable_irq(unsigned int irq)
|
||||
eiger_update_irq_hw(irq, mask);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
eiger_startup_irq(unsigned int irq)
|
||||
{
|
||||
eiger_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
eiger_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
eiger_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip eiger_irq_type = {
|
||||
.name = "EIGER",
|
||||
.startup = eiger_startup_irq,
|
||||
.shutdown = eiger_disable_irq,
|
||||
.enable = eiger_enable_irq,
|
||||
.disable = eiger_disable_irq,
|
||||
.ack = eiger_disable_irq,
|
||||
.end = eiger_end_irq,
|
||||
.unmask = eiger_enable_irq,
|
||||
.mask = eiger_disable_irq,
|
||||
.mask_ack = eiger_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -153,8 +136,8 @@ eiger_init_irq(void)
|
||||
init_i8259a_irqs();
|
||||
|
||||
for (i = 16; i < 128; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &eiger_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &eiger_irq_type, handle_level_irq);
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -62,30 +62,6 @@
|
||||
* world.
|
||||
*/
|
||||
|
||||
static unsigned int
|
||||
jensen_local_startup(unsigned int irq)
|
||||
{
|
||||
/* the parport is really hw IRQ 1, silly Jensen. */
|
||||
if (irq == 7)
|
||||
i8259a_startup_irq(1);
|
||||
else
|
||||
/*
|
||||
* For all true local interrupts, set the flag that prevents
|
||||
* the IPL from being dropped during handler processing.
|
||||
*/
|
||||
if (irq_desc[irq].action)
|
||||
irq_desc[irq].action->flags |= IRQF_DISABLED;
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
jensen_local_shutdown(unsigned int irq)
|
||||
{
|
||||
/* the parport is really hw IRQ 1, silly Jensen. */
|
||||
if (irq == 7)
|
||||
i8259a_disable_irq(1);
|
||||
}
|
||||
|
||||
static void
|
||||
jensen_local_enable(unsigned int irq)
|
||||
{
|
||||
@ -103,29 +79,18 @@ jensen_local_disable(unsigned int irq)
|
||||
}
|
||||
|
||||
static void
|
||||
jensen_local_ack(unsigned int irq)
|
||||
jensen_local_mask_ack(unsigned int irq)
|
||||
{
|
||||
/* the parport is really hw IRQ 1, silly Jensen. */
|
||||
if (irq == 7)
|
||||
i8259a_mask_and_ack_irq(1);
|
||||
}
|
||||
|
||||
static void
|
||||
jensen_local_end(unsigned int irq)
|
||||
{
|
||||
/* the parport is really hw IRQ 1, silly Jensen. */
|
||||
if (irq == 7)
|
||||
i8259a_end_irq(1);
|
||||
}
|
||||
|
||||
static struct irq_chip jensen_local_irq_type = {
|
||||
.name = "LOCAL",
|
||||
.startup = jensen_local_startup,
|
||||
.shutdown = jensen_local_shutdown,
|
||||
.enable = jensen_local_enable,
|
||||
.disable = jensen_local_disable,
|
||||
.ack = jensen_local_ack,
|
||||
.end = jensen_local_end,
|
||||
.unmask = jensen_local_enable,
|
||||
.mask = jensen_local_disable,
|
||||
.mask_ack = jensen_local_mask_ack,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -158,7 +123,7 @@ jensen_device_interrupt(unsigned long vector)
|
||||
}
|
||||
|
||||
/* If there is no handler yet... */
|
||||
if (irq_desc[irq].action == NULL) {
|
||||
if (!irq_has_action(irq)) {
|
||||
/* If it is a local interrupt that cannot be masked... */
|
||||
if (vector >= 0x900)
|
||||
{
|
||||
@ -206,11 +171,11 @@ jensen_init_irq(void)
|
||||
{
|
||||
init_i8259a_irqs();
|
||||
|
||||
irq_desc[1].chip = &jensen_local_irq_type;
|
||||
irq_desc[4].chip = &jensen_local_irq_type;
|
||||
irq_desc[3].chip = &jensen_local_irq_type;
|
||||
irq_desc[7].chip = &jensen_local_irq_type;
|
||||
irq_desc[9].chip = &jensen_local_irq_type;
|
||||
set_irq_chip_and_handler(1, &jensen_local_irq_type, handle_level_irq);
|
||||
set_irq_chip_and_handler(4, &jensen_local_irq_type, handle_level_irq);
|
||||
set_irq_chip_and_handler(3, &jensen_local_irq_type, handle_level_irq);
|
||||
set_irq_chip_and_handler(7, &jensen_local_irq_type, handle_level_irq);
|
||||
set_irq_chip_and_handler(9, &jensen_local_irq_type, handle_level_irq);
|
||||
|
||||
common_init_isa_dma();
|
||||
}
|
||||
|
@ -143,20 +143,6 @@ io7_disable_irq(unsigned int irq)
|
||||
spin_unlock(&io7->irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
io7_startup_irq(unsigned int irq)
|
||||
{
|
||||
io7_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
io7_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
io7_enable_irq(irq);
|
||||
}
|
||||
|
||||
static void
|
||||
marvel_irq_noop(unsigned int irq)
|
||||
{
|
||||
@ -171,32 +157,22 @@ marvel_irq_noop_return(unsigned int irq)
|
||||
|
||||
static struct irq_chip marvel_legacy_irq_type = {
|
||||
.name = "LEGACY",
|
||||
.startup = marvel_irq_noop_return,
|
||||
.shutdown = marvel_irq_noop,
|
||||
.enable = marvel_irq_noop,
|
||||
.disable = marvel_irq_noop,
|
||||
.ack = marvel_irq_noop,
|
||||
.end = marvel_irq_noop,
|
||||
.mask = marvel_irq_noop,
|
||||
.unmask = marvel_irq_noop,
|
||||
};
|
||||
|
||||
static struct irq_chip io7_lsi_irq_type = {
|
||||
.name = "LSI",
|
||||
.startup = io7_startup_irq,
|
||||
.shutdown = io7_disable_irq,
|
||||
.enable = io7_enable_irq,
|
||||
.disable = io7_disable_irq,
|
||||
.ack = io7_disable_irq,
|
||||
.end = io7_end_irq,
|
||||
.unmask = io7_enable_irq,
|
||||
.mask = io7_disable_irq,
|
||||
.mask_ack = io7_disable_irq,
|
||||
};
|
||||
|
||||
static struct irq_chip io7_msi_irq_type = {
|
||||
.name = "MSI",
|
||||
.startup = io7_startup_irq,
|
||||
.shutdown = io7_disable_irq,
|
||||
.enable = io7_enable_irq,
|
||||
.disable = io7_disable_irq,
|
||||
.unmask = io7_enable_irq,
|
||||
.mask = io7_disable_irq,
|
||||
.ack = marvel_irq_noop,
|
||||
.end = io7_end_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -304,8 +280,8 @@ init_io7_irqs(struct io7 *io7,
|
||||
|
||||
/* Set up the lsi irqs. */
|
||||
for (i = 0; i < 128; ++i) {
|
||||
irq_desc[base + i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[base + i].chip = lsi_ops;
|
||||
irq_to_desc(base + i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(base + i, lsi_ops, handle_level_irq);
|
||||
}
|
||||
|
||||
/* Disable the implemented irqs in hardware. */
|
||||
@ -318,8 +294,8 @@ init_io7_irqs(struct io7 *io7,
|
||||
|
||||
/* Set up the msi irqs. */
|
||||
for (i = 128; i < (128 + 512); ++i) {
|
||||
irq_desc[base + i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[base + i].chip = msi_ops;
|
||||
irq_to_desc(base + i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(base + i, msi_ops, handle_level_irq);
|
||||
}
|
||||
|
||||
for (i = 0; i < 16; ++i)
|
||||
@ -336,8 +312,8 @@ marvel_init_irq(void)
|
||||
|
||||
/* Reserve the legacy irqs. */
|
||||
for (i = 0; i < 16; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED;
|
||||
irq_desc[i].chip = &marvel_legacy_irq_type;
|
||||
set_irq_chip_and_handler(i, &marvel_legacy_irq_type,
|
||||
handle_level_irq);
|
||||
}
|
||||
|
||||
/* Init the io7 irqs. */
|
||||
|
@ -54,28 +54,11 @@ mikasa_disable_irq(unsigned int irq)
|
||||
mikasa_update_irq_hw(cached_irq_mask &= ~(1 << (irq - 16)));
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
mikasa_startup_irq(unsigned int irq)
|
||||
{
|
||||
mikasa_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
mikasa_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
mikasa_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip mikasa_irq_type = {
|
||||
.name = "MIKASA",
|
||||
.startup = mikasa_startup_irq,
|
||||
.shutdown = mikasa_disable_irq,
|
||||
.enable = mikasa_enable_irq,
|
||||
.disable = mikasa_disable_irq,
|
||||
.ack = mikasa_disable_irq,
|
||||
.end = mikasa_end_irq,
|
||||
.unmask = mikasa_enable_irq,
|
||||
.mask = mikasa_disable_irq,
|
||||
.mask_ack = mikasa_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -115,8 +98,8 @@ mikasa_init_irq(void)
|
||||
mikasa_update_irq_hw(0);
|
||||
|
||||
for (i = 16; i < 32; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &mikasa_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &mikasa_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
init_i8259a_irqs();
|
||||
|
@ -59,28 +59,11 @@ noritake_disable_irq(unsigned int irq)
|
||||
noritake_update_irq_hw(irq, cached_irq_mask &= ~(1 << (irq - 16)));
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
noritake_startup_irq(unsigned int irq)
|
||||
{
|
||||
noritake_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
noritake_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
noritake_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip noritake_irq_type = {
|
||||
.name = "NORITAKE",
|
||||
.startup = noritake_startup_irq,
|
||||
.shutdown = noritake_disable_irq,
|
||||
.enable = noritake_enable_irq,
|
||||
.disable = noritake_disable_irq,
|
||||
.ack = noritake_disable_irq,
|
||||
.end = noritake_end_irq,
|
||||
.unmask = noritake_enable_irq,
|
||||
.mask = noritake_disable_irq,
|
||||
.mask_ack = noritake_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -144,8 +127,8 @@ noritake_init_irq(void)
|
||||
outw(0, 0x54c);
|
||||
|
||||
for (i = 16; i < 48; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &noritake_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &noritake_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
init_i8259a_irqs();
|
||||
|
@ -121,28 +121,11 @@ rawhide_mask_and_ack_irq(unsigned int irq)
|
||||
spin_unlock(&rawhide_irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
rawhide_startup_irq(unsigned int irq)
|
||||
{
|
||||
rawhide_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
rawhide_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
rawhide_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip rawhide_irq_type = {
|
||||
.name = "RAWHIDE",
|
||||
.startup = rawhide_startup_irq,
|
||||
.shutdown = rawhide_disable_irq,
|
||||
.enable = rawhide_enable_irq,
|
||||
.disable = rawhide_disable_irq,
|
||||
.ack = rawhide_mask_and_ack_irq,
|
||||
.end = rawhide_end_irq,
|
||||
.unmask = rawhide_enable_irq,
|
||||
.mask = rawhide_disable_irq,
|
||||
.mask_ack = rawhide_mask_and_ack_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -194,8 +177,8 @@ rawhide_init_irq(void)
|
||||
}
|
||||
|
||||
for (i = 16; i < 128; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &rawhide_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &rawhide_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
init_i8259a_irqs();
|
||||
|
@ -58,28 +58,11 @@ rx164_disable_irq(unsigned int irq)
|
||||
rx164_update_irq_hw(cached_irq_mask &= ~(1UL << (irq - 16)));
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
rx164_startup_irq(unsigned int irq)
|
||||
{
|
||||
rx164_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
rx164_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
rx164_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip rx164_irq_type = {
|
||||
.name = "RX164",
|
||||
.startup = rx164_startup_irq,
|
||||
.shutdown = rx164_disable_irq,
|
||||
.enable = rx164_enable_irq,
|
||||
.disable = rx164_disable_irq,
|
||||
.ack = rx164_disable_irq,
|
||||
.end = rx164_end_irq,
|
||||
.unmask = rx164_enable_irq,
|
||||
.mask = rx164_disable_irq,
|
||||
.mask_ack = rx164_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -116,8 +99,8 @@ rx164_init_irq(void)
|
||||
|
||||
rx164_update_irq_hw(0);
|
||||
for (i = 16; i < 40; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &rx164_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &rx164_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
init_i8259a_irqs();
|
||||
|
@ -474,20 +474,6 @@ sable_lynx_disable_irq(unsigned int irq)
|
||||
#endif
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
sable_lynx_startup_irq(unsigned int irq)
|
||||
{
|
||||
sable_lynx_enable_irq(irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
sable_lynx_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
sable_lynx_enable_irq(irq);
|
||||
}
|
||||
|
||||
static void
|
||||
sable_lynx_mask_and_ack_irq(unsigned int irq)
|
||||
{
|
||||
@ -503,12 +489,9 @@ sable_lynx_mask_and_ack_irq(unsigned int irq)
|
||||
|
||||
static struct irq_chip sable_lynx_irq_type = {
|
||||
.name = "SABLE/LYNX",
|
||||
.startup = sable_lynx_startup_irq,
|
||||
.shutdown = sable_lynx_disable_irq,
|
||||
.enable = sable_lynx_enable_irq,
|
||||
.disable = sable_lynx_disable_irq,
|
||||
.ack = sable_lynx_mask_and_ack_irq,
|
||||
.end = sable_lynx_end_irq,
|
||||
.unmask = sable_lynx_enable_irq,
|
||||
.mask = sable_lynx_disable_irq,
|
||||
.mask_ack = sable_lynx_mask_and_ack_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -535,8 +518,9 @@ sable_lynx_init_irq(int nr_of_irqs)
|
||||
long i;
|
||||
|
||||
for (i = 0; i < nr_of_irqs; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &sable_lynx_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &sable_lynx_irq_type,
|
||||
handle_level_irq);
|
||||
}
|
||||
|
||||
common_init_isa_dma();
|
||||
|
@ -60,28 +60,11 @@ takara_disable_irq(unsigned int irq)
|
||||
takara_update_irq_hw(irq, mask);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
takara_startup_irq(unsigned int irq)
|
||||
{
|
||||
takara_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
takara_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
takara_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip takara_irq_type = {
|
||||
.name = "TAKARA",
|
||||
.startup = takara_startup_irq,
|
||||
.shutdown = takara_disable_irq,
|
||||
.enable = takara_enable_irq,
|
||||
.disable = takara_disable_irq,
|
||||
.ack = takara_disable_irq,
|
||||
.end = takara_end_irq,
|
||||
.unmask = takara_enable_irq,
|
||||
.mask = takara_disable_irq,
|
||||
.mask_ack = takara_disable_irq,
|
||||
};
|
||||
|
||||
static void
|
||||
@ -153,8 +136,8 @@ takara_init_irq(void)
|
||||
takara_update_irq_hw(i, -1);
|
||||
|
||||
for (i = 16; i < 128; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = &takara_irq_type;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, &takara_irq_type, handle_level_irq);
|
||||
}
|
||||
|
||||
common_init_isa_dma();
|
||||
|
@ -129,20 +129,6 @@ titan_disable_irq(unsigned int irq)
|
||||
spin_unlock(&titan_irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
titan_startup_irq(unsigned int irq)
|
||||
{
|
||||
titan_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
titan_end_irq(unsigned int irq)
|
||||
{
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
titan_enable_irq(irq);
|
||||
}
|
||||
|
||||
static void
|
||||
titan_cpu_set_irq_affinity(unsigned int irq, cpumask_t affinity)
|
||||
{
|
||||
@ -189,20 +175,17 @@ init_titan_irqs(struct irq_chip * ops, int imin, int imax)
|
||||
{
|
||||
long i;
|
||||
for (i = imin; i <= imax; ++i) {
|
||||
irq_desc[i].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i].chip = ops;
|
||||
irq_to_desc(i)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i, ops, handle_level_irq);
|
||||
}
|
||||
}
|
||||
|
||||
static struct irq_chip titan_irq_type = {
|
||||
.name = "TITAN",
|
||||
.startup = titan_startup_irq,
|
||||
.shutdown = titan_disable_irq,
|
||||
.enable = titan_enable_irq,
|
||||
.disable = titan_disable_irq,
|
||||
.ack = titan_disable_irq,
|
||||
.end = titan_end_irq,
|
||||
.set_affinity = titan_set_irq_affinity,
|
||||
.name = "TITAN",
|
||||
.unmask = titan_enable_irq,
|
||||
.mask = titan_disable_irq,
|
||||
.mask_ack = titan_disable_irq,
|
||||
.set_affinity = titan_set_irq_affinity,
|
||||
};
|
||||
|
||||
static irqreturn_t
|
||||
|
@ -139,32 +139,11 @@ wildfire_mask_and_ack_irq(unsigned int irq)
|
||||
spin_unlock(&wildfire_irq_lock);
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
wildfire_startup_irq(unsigned int irq)
|
||||
{
|
||||
wildfire_enable_irq(irq);
|
||||
return 0; /* never anything pending */
|
||||
}
|
||||
|
||||
static void
|
||||
wildfire_end_irq(unsigned int irq)
|
||||
{
|
||||
#if 0
|
||||
if (!irq_desc[irq].action)
|
||||
printk("got irq %d\n", irq);
|
||||
#endif
|
||||
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
||||
wildfire_enable_irq(irq);
|
||||
}
|
||||
|
||||
static struct irq_chip wildfire_irq_type = {
|
||||
.name = "WILDFIRE",
|
||||
.startup = wildfire_startup_irq,
|
||||
.shutdown = wildfire_disable_irq,
|
||||
.enable = wildfire_enable_irq,
|
||||
.disable = wildfire_disable_irq,
|
||||
.ack = wildfire_mask_and_ack_irq,
|
||||
.end = wildfire_end_irq,
|
||||
.unmask = wildfire_enable_irq,
|
||||
.mask = wildfire_disable_irq,
|
||||
.mask_ack = wildfire_mask_and_ack_irq,
|
||||
};
|
||||
|
||||
static void __init
|
||||
@ -198,15 +177,18 @@ wildfire_init_irq_per_pca(int qbbno, int pcano)
|
||||
for (i = 0; i < 16; ++i) {
|
||||
if (i == 2)
|
||||
continue;
|
||||
irq_desc[i+irq_bias].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i+irq_bias].chip = &wildfire_irq_type;
|
||||
irq_to_desc(i+irq_bias)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i+irq_bias, &wildfire_irq_type,
|
||||
handle_level_irq);
|
||||
}
|
||||
|
||||
irq_desc[36+irq_bias].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[36+irq_bias].chip = &wildfire_irq_type;
|
||||
irq_to_desc(36+irq_bias)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(36+irq_bias, &wildfire_irq_type,
|
||||
handle_level_irq);
|
||||
for (i = 40; i < 64; ++i) {
|
||||
irq_desc[i+irq_bias].status = IRQ_DISABLED | IRQ_LEVEL;
|
||||
irq_desc[i+irq_bias].chip = &wildfire_irq_type;
|
||||
irq_to_desc(i+irq_bias)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(i+irq_bias, &wildfire_irq_type,
|
||||
handle_level_irq);
|
||||
}
|
||||
|
||||
setup_irq(32+irq_bias, &isa_enable);
|
||||
|
@ -2,8 +2,8 @@
|
||||
# Makefile for alpha-specific library files..
|
||||
#
|
||||
|
||||
EXTRA_AFLAGS := $(KBUILD_CFLAGS)
|
||||
EXTRA_CFLAGS := -Werror
|
||||
asflags-y := $(KBUILD_CFLAGS)
|
||||
ccflags-y := -Werror
|
||||
|
||||
# Many of these routines have implementations tuned for ev6.
|
||||
# Choose them iff we're targeting ev6 specifically.
|
||||
|
@ -2,7 +2,7 @@
|
||||
# Makefile for the FPU instruction emulation.
|
||||
#
|
||||
|
||||
EXTRA_CFLAGS := -w
|
||||
ccflags-y := -w
|
||||
|
||||
obj-$(CONFIG_MATHEMU) += math-emu.o
|
||||
|
||||
|
@ -2,7 +2,7 @@
|
||||
# Makefile for the linux alpha-specific parts of the memory manager.
|
||||
#
|
||||
|
||||
EXTRA_CFLAGS := -Werror
|
||||
ccflags-y := -Werror
|
||||
|
||||
obj-y := init.o fault.o extable.o
|
||||
|
||||
|
@ -1,4 +1,4 @@
|
||||
EXTRA_CFLAGS := -Werror -Wno-sign-compare
|
||||
ccflags-y := -Werror -Wno-sign-compare
|
||||
|
||||
obj-$(CONFIG_OPROFILE) += oprofile.o
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user