forked from luck/tmp_suning_uos_patched
ath9k_hw: fix analog shift register writes on AR9003
Writes to the analog shift registers, which are issues by the initval programming function, require a 100 usec delay (similar to AR9002, but in a different register range). Signed-off-by: Felix Fietkau <nbd@openwrt.org> Acked-by: Luis R. Rodriguez <lrodriguez@atheros.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
This commit is contained in:
parent
ddfef79257
commit
b2ccc507b7
@ -542,7 +542,11 @@ static void ar9003_hw_prog_ini(struct ath_hw *ah,
|
||||
u32 reg = INI_RA(iniArr, i, 0);
|
||||
u32 val = INI_RA(iniArr, i, column);
|
||||
|
||||
REG_WRITE(ah, reg, val);
|
||||
if (reg >= 0x16000 && reg < 0x17000)
|
||||
ath9k_hw_analog_shift_regwrite(ah, reg, val);
|
||||
else
|
||||
REG_WRITE(ah, reg, val);
|
||||
|
||||
DO_DELAY(regWrites);
|
||||
}
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user