forked from luck/tmp_suning_uos_patched
MIPS: Malta: Remove ttyS2 serial for CMP platforms
Commit 225ae5fd9a
"MIPS: Malta: Fix interupt number of CBUS UART"
fixed the IRQ number for the ttyS2 CBUS UART. However, this now
conflicts with the GIC IPI1 interrupt in CMP platforms. The Malta
interrupt code arbitrarily binds IPIs to INT2 and INT3 and since
ttyS2 uses the INT2 IRQ line, closing the device disables the
INT2 interrupt and this effectively disables the IPI1 interrupt
as well. This patch is mainly a workaround until the Malta code
is fixed properly.
Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/6045/
This commit is contained in:
parent
6de2045185
commit
f6ba061060
|
@ -47,6 +47,7 @@
|
|||
static struct plat_serial8250_port uart8250_data[] = {
|
||||
SMC_PORT(0x3F8, 4),
|
||||
SMC_PORT(0x2F8, 3),
|
||||
#ifndef CONFIG_MIPS_CMP
|
||||
{
|
||||
.mapbase = 0x1f000900, /* The CBUS UART */
|
||||
.irq = MIPS_CPU_IRQ_BASE + MIPSCPU_INT_MB2,
|
||||
|
@ -55,6 +56,7 @@ static struct plat_serial8250_port uart8250_data[] = {
|
|||
.flags = CBUS_UART_FLAGS,
|
||||
.regshift = 3,
|
||||
},
|
||||
#endif
|
||||
{ },
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue
Block a user