forked from luck/tmp_suning_uos_patched
80dc0d6b44
At boot time, determine the D-cache, I-cache and E-cache size and line-size. Use them in cache flushes when appropriate. This change was motivated by discovering that the D-cache on UltraSparc-IIIi and later are 64K not 32K, and the flushes done by the Cheetah error handlers were assuming a 32K size. There are still some pieces of code that are hard coding things and will need to be fixed up at some point. While we're here, fix the D-cache and I-cache parity error handlers to run with interrupts disabled, and when the trap occurs at trap level > 1 log the event via a counter displayed in /proc/cpuinfo. Signed-off-by: David S. Miller <davem@davemloft.net>
42 lines
1.0 KiB
C
42 lines
1.0 KiB
C
/* cpudata.h: Per-cpu parameters.
|
|
*
|
|
* Copyright (C) 2003, 2005 David S. Miller (davem@redhat.com)
|
|
*/
|
|
|
|
#ifndef _SPARC64_CPUDATA_H
|
|
#define _SPARC64_CPUDATA_H
|
|
|
|
#include <linux/percpu.h>
|
|
|
|
typedef struct {
|
|
/* Dcache line 1 */
|
|
unsigned int __softirq_pending; /* must be 1st, see rtrap.S */
|
|
unsigned int multiplier;
|
|
unsigned int counter;
|
|
unsigned int idle_volume;
|
|
unsigned long clock_tick; /* %tick's per second */
|
|
unsigned long udelay_val;
|
|
|
|
/* Dcache line 2 */
|
|
unsigned int pgcache_size;
|
|
unsigned int __pad1;
|
|
unsigned long *pte_cache[2];
|
|
unsigned long *pgd_cache;
|
|
|
|
/* Dcache line 3, rarely used */
|
|
unsigned int dcache_size;
|
|
unsigned int dcache_line_size;
|
|
unsigned int icache_size;
|
|
unsigned int icache_line_size;
|
|
unsigned int ecache_size;
|
|
unsigned int ecache_line_size;
|
|
unsigned int __pad2;
|
|
unsigned int __pad3;
|
|
} cpuinfo_sparc;
|
|
|
|
DECLARE_PER_CPU(cpuinfo_sparc, __cpu_data);
|
|
#define cpu_data(__cpu) per_cpu(__cpu_data, (__cpu))
|
|
#define local_cpu_data() __get_cpu_var(__cpu_data)
|
|
|
|
#endif /* _SPARC64_CPUDATA_H */
|