forked from luck/tmp_suning_uos_patched
6041b57c6c
A recent change makes my Dell 1501 hang on boot. It's an AMD MK-36. I use an x86_64 kernel. It is 100% reproducible. I debugged this problem a bit and my compiler[1]interprets the =A constraint as %rax instead of %edx:%eax on x86_64 which causes the problem. The appended patch provides a workaround for this and fixed the hang on my machine. [1] gcc version 4.1.3 20070429 (prerelease) (Debian 4.1.2-5) Signed-off-by: Joerg Roedel <joerg.roedel@amd.com> Cc: Andi Kleen <ak@suse.de> Cc: Benny Halevy <bhalevy@panasas.com> Cc: Pete Zaitcev <zaitcev@redhat.com> Cc: "Joerg Roedel" <joerg.roedel@amd.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
75 lines
1.6 KiB
C
75 lines
1.6 KiB
C
/*
|
|
* linux/include/asm-i386/tsc.h
|
|
*
|
|
* i386 TSC related functions
|
|
*/
|
|
#ifndef _ASM_i386_TSC_H
|
|
#define _ASM_i386_TSC_H
|
|
|
|
#include <asm/processor.h>
|
|
|
|
/*
|
|
* Standard way to access the cycle counter.
|
|
*/
|
|
typedef unsigned long long cycles_t;
|
|
|
|
extern unsigned int cpu_khz;
|
|
extern unsigned int tsc_khz;
|
|
|
|
static inline cycles_t get_cycles(void)
|
|
{
|
|
unsigned long long ret = 0;
|
|
|
|
#ifndef CONFIG_X86_TSC
|
|
if (!cpu_has_tsc)
|
|
return 0;
|
|
#endif
|
|
|
|
#if defined(CONFIG_X86_GENERIC) || defined(CONFIG_X86_TSC)
|
|
rdtscll(ret);
|
|
#endif
|
|
return ret;
|
|
}
|
|
|
|
/* Like get_cycles, but make sure the CPU is synchronized. */
|
|
static __always_inline cycles_t get_cycles_sync(void)
|
|
{
|
|
unsigned long long ret;
|
|
unsigned eax, edx;
|
|
|
|
/*
|
|
* Use RDTSCP if possible; it is guaranteed to be synchronous
|
|
* and doesn't cause a VMEXIT on Hypervisors
|
|
*/
|
|
alternative_io(ASM_NOP3, ".byte 0x0f,0x01,0xf9", X86_FEATURE_RDTSCP,
|
|
ASM_OUTPUT2("=a" (eax), "=d" (edx)),
|
|
"a" (0U), "d" (0U) : "ecx", "memory");
|
|
ret = (((unsigned long long)edx) << 32) | ((unsigned long long)eax);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/*
|
|
* Don't do an additional sync on CPUs where we know
|
|
* RDTSC is already synchronous:
|
|
*/
|
|
alternative_io("cpuid", ASM_NOP2, X86_FEATURE_SYNC_RDTSC,
|
|
"=a" (eax), "0" (1) : "ebx","ecx","edx","memory");
|
|
rdtscll(ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
extern void tsc_init(void);
|
|
extern void mark_tsc_unstable(char *reason);
|
|
extern int unsynchronized_tsc(void);
|
|
extern void init_tsc_clocksource(void);
|
|
|
|
/*
|
|
* Boot-time check whether the TSCs are synchronized across
|
|
* all CPUs/cores:
|
|
*/
|
|
extern void check_tsc_sync_source(int cpu);
|
|
extern void check_tsc_sync_target(void);
|
|
|
|
#endif
|