forked from luck/tmp_suning_uos_patched
4299f85a67
The Sparx5 support 9 different clock outputs. This include file has defines for each supported clock ordinal. Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com> Reviewed-by: Stephen Boyd <sboyd@kernel.org> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20200727084211.6632-8-lars.povlsen@microchip.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
24 lines
440 B
C
24 lines
440 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2019 Microchip Inc.
|
|
*
|
|
* Author: Lars Povlsen <lars.povlsen@microchip.com>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_SPARX5_H
|
|
#define _DT_BINDINGS_CLK_SPARX5_H
|
|
|
|
#define CLK_ID_CORE 0
|
|
#define CLK_ID_DDR 1
|
|
#define CLK_ID_CPU2 2
|
|
#define CLK_ID_ARM2 3
|
|
#define CLK_ID_AUX1 4
|
|
#define CLK_ID_AUX2 5
|
|
#define CLK_ID_AUX3 6
|
|
#define CLK_ID_AUX4 7
|
|
#define CLK_ID_SYNCE 8
|
|
|
|
#define N_CLOCKS 9
|
|
|
|
#endif
|