forked from luck/tmp_suning_uos_patched
9c1d4cf6ac
Introduce sof_ipc_dai_sai_params to keep information that we get from topology and we send to DSP FW. For the moment it is identical to ESAI one but it will evolve shortly independently Signed-off-by: Guido Roncarolo <guido.roncarolo@nxp.com> Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> Link: https://lore.kernel.org/r/20191218002616.7652-8-pierre-louis.bossart@linux.intel.com Signed-off-by: Mark Brown <broonie@kernel.org>
83 lines
2.6 KiB
C
83 lines
2.6 KiB
C
/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
|
|
/*
|
|
* This file is provided under a dual BSD/GPLv2 license. When using or
|
|
* redistributing this file, you may do so under either license.
|
|
*
|
|
* Copyright(c) 2018 Intel Corporation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __INCLUDE_SOUND_SOF_DAI_H__
|
|
#define __INCLUDE_SOUND_SOF_DAI_H__
|
|
|
|
#include <sound/sof/header.h>
|
|
#include <sound/sof/dai-intel.h>
|
|
#include <sound/sof/dai-imx.h>
|
|
|
|
/*
|
|
* DAI Configuration.
|
|
*
|
|
* Each different DAI type will have it's own structure and IPC cmd.
|
|
*/
|
|
|
|
#define SOF_DAI_FMT_I2S 1 /**< I2S mode */
|
|
#define SOF_DAI_FMT_RIGHT_J 2 /**< Right Justified mode */
|
|
#define SOF_DAI_FMT_LEFT_J 3 /**< Left Justified mode */
|
|
#define SOF_DAI_FMT_DSP_A 4 /**< L data MSB after FRM LRC */
|
|
#define SOF_DAI_FMT_DSP_B 5 /**< L data MSB during FRM LRC */
|
|
#define SOF_DAI_FMT_PDM 6 /**< Pulse density modulation */
|
|
|
|
#define SOF_DAI_FMT_CONT (1 << 4) /**< continuous clock */
|
|
#define SOF_DAI_FMT_GATED (0 << 4) /**< clock is gated */
|
|
|
|
#define SOF_DAI_FMT_NB_NF (0 << 8) /**< normal bit clock + frame */
|
|
#define SOF_DAI_FMT_NB_IF (2 << 8) /**< normal BCLK + inv FRM */
|
|
#define SOF_DAI_FMT_IB_NF (3 << 8) /**< invert BCLK + nor FRM */
|
|
#define SOF_DAI_FMT_IB_IF (4 << 8) /**< invert BCLK + FRM */
|
|
|
|
#define SOF_DAI_FMT_CBM_CFM (0 << 12) /**< codec clk & FRM master */
|
|
#define SOF_DAI_FMT_CBS_CFM (2 << 12) /**< codec clk slave & FRM master */
|
|
#define SOF_DAI_FMT_CBM_CFS (3 << 12) /**< codec clk master & frame slave */
|
|
#define SOF_DAI_FMT_CBS_CFS (4 << 12) /**< codec clk & FRM slave */
|
|
|
|
#define SOF_DAI_FMT_FORMAT_MASK 0x000f
|
|
#define SOF_DAI_FMT_CLOCK_MASK 0x00f0
|
|
#define SOF_DAI_FMT_INV_MASK 0x0f00
|
|
#define SOF_DAI_FMT_MASTER_MASK 0xf000
|
|
|
|
/** \brief Types of DAI */
|
|
enum sof_ipc_dai_type {
|
|
SOF_DAI_INTEL_NONE = 0, /**< None */
|
|
SOF_DAI_INTEL_SSP, /**< Intel SSP */
|
|
SOF_DAI_INTEL_DMIC, /**< Intel DMIC */
|
|
SOF_DAI_INTEL_HDA, /**< Intel HD/A */
|
|
SOF_DAI_INTEL_ALH, /**< Intel ALH */
|
|
SOF_DAI_IMX_SAI, /**< i.MX SAI */
|
|
SOF_DAI_IMX_ESAI, /**< i.MX ESAI */
|
|
};
|
|
|
|
/* general purpose DAI configuration */
|
|
struct sof_ipc_dai_config {
|
|
struct sof_ipc_cmd_hdr hdr;
|
|
uint32_t type; /**< DAI type - enum sof_ipc_dai_type */
|
|
uint32_t dai_index; /**< index of this type dai */
|
|
|
|
/* physical protocol and clocking */
|
|
uint16_t format; /**< SOF_DAI_FMT_ */
|
|
uint16_t reserved16; /**< alignment */
|
|
|
|
/* reserved for future use */
|
|
uint32_t reserved[8];
|
|
|
|
/* HW specific data */
|
|
union {
|
|
struct sof_ipc_dai_ssp_params ssp;
|
|
struct sof_ipc_dai_dmic_params dmic;
|
|
struct sof_ipc_dai_hda_params hda;
|
|
struct sof_ipc_dai_alh_params alh;
|
|
struct sof_ipc_dai_esai_params esai;
|
|
struct sof_ipc_dai_sai_params sai;
|
|
};
|
|
} __packed;
|
|
|
|
#endif
|