forked from luck/tmp_suning_uos_patched
d4a67d9dc8
This patch adds initial support for various Atheros SoCs based on the MIPS 24Kc core. The following models are supported at the moment: - AR7130 - AR7141 - AR7161 - AR9130 - AR9132 - AR7240 - AR7241 - AR7242 The current patch contains minimal support only, but the resulting kernel can boot into user-space with using of an initramfs image on various boards which are using these SoCs. Support for more built-in devices and individual boards will be implemented in further patches. Signed-off-by: Gabor Juhos <juhosg@openwrt.org> Signed-off-by: Imre Kaloz <kaloz@openwrt.org> Cc: linux-mips@linux-mips.org Cc: Luis R. Rodriguez <lrodriguez@atheros.com> Cc: Cliff Holden <Cliff.Holden@Atheros.com> Cc: Kathy Giori <Kathy.Giori@Atheros.com> Patchwork: https://patchwork.linux-mips.org/patch/1947/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
97 lines
2.0 KiB
C
97 lines
2.0 KiB
C
/*
|
|
* Atheros AR71XX/AR724X/AR913X common definitions
|
|
*
|
|
* Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
*
|
|
* Parts of this file are based on Atheros' 2.6.15 BSP
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_ATH79_H
|
|
#define __ASM_MACH_ATH79_H
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/io.h>
|
|
|
|
enum ath79_soc_type {
|
|
ATH79_SOC_UNKNOWN,
|
|
ATH79_SOC_AR7130,
|
|
ATH79_SOC_AR7141,
|
|
ATH79_SOC_AR7161,
|
|
ATH79_SOC_AR7240,
|
|
ATH79_SOC_AR7241,
|
|
ATH79_SOC_AR7242,
|
|
ATH79_SOC_AR9130,
|
|
ATH79_SOC_AR9132
|
|
};
|
|
|
|
extern enum ath79_soc_type ath79_soc;
|
|
|
|
static inline int soc_is_ar71xx(void)
|
|
{
|
|
return (ath79_soc == ATH79_SOC_AR7130 ||
|
|
ath79_soc == ATH79_SOC_AR7141 ||
|
|
ath79_soc == ATH79_SOC_AR7161);
|
|
}
|
|
|
|
static inline int soc_is_ar724x(void)
|
|
{
|
|
return (ath79_soc == ATH79_SOC_AR7240 ||
|
|
ath79_soc == ATH79_SOC_AR7241 ||
|
|
ath79_soc == ATH79_SOC_AR7242);
|
|
}
|
|
|
|
static inline int soc_is_ar7240(void)
|
|
{
|
|
return (ath79_soc == ATH79_SOC_AR7240);
|
|
}
|
|
|
|
static inline int soc_is_ar7241(void)
|
|
{
|
|
return (ath79_soc == ATH79_SOC_AR7241);
|
|
}
|
|
|
|
static inline int soc_is_ar7242(void)
|
|
{
|
|
return (ath79_soc == ATH79_SOC_AR7242);
|
|
}
|
|
|
|
static inline int soc_is_ar913x(void)
|
|
{
|
|
return (ath79_soc == ATH79_SOC_AR9130 ||
|
|
ath79_soc == ATH79_SOC_AR9132);
|
|
}
|
|
|
|
extern void __iomem *ath79_ddr_base;
|
|
extern void __iomem *ath79_pll_base;
|
|
extern void __iomem *ath79_reset_base;
|
|
|
|
static inline void ath79_pll_wr(unsigned reg, u32 val)
|
|
{
|
|
__raw_writel(val, ath79_pll_base + reg);
|
|
}
|
|
|
|
static inline u32 ath79_pll_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ath79_pll_base + reg);
|
|
}
|
|
|
|
static inline void ath79_reset_wr(unsigned reg, u32 val)
|
|
{
|
|
__raw_writel(val, ath79_reset_base + reg);
|
|
}
|
|
|
|
static inline u32 ath79_reset_rr(unsigned reg)
|
|
{
|
|
return __raw_readl(ath79_reset_base + reg);
|
|
}
|
|
|
|
void ath79_device_reset_set(u32 mask);
|
|
void ath79_device_reset_clear(u32 mask);
|
|
|
|
#endif /* __ASM_MACH_ATH79_H */
|