forked from luck/tmp_suning_uos_patched
a0e31fb090
* Fix wrong txx9_clockevent interrupt number * Fix TXX9_IRQ_BASE for JMR3927+FPCIB case Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
35 lines
738 B
C
35 lines
738 B
C
/*
|
|
* include/asm-mips/txx9irq.h
|
|
* TX39/TX49 interrupt controller definitions.
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#ifndef __ASM_TXX9IRQ_H
|
|
#define __ASM_TXX9IRQ_H
|
|
|
|
#include <irq.h>
|
|
|
|
#ifdef CONFIG_IRQ_CPU
|
|
#define TXX9_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
|
|
#else
|
|
#ifdef CONFIG_I8259
|
|
#define TXX9_IRQ_BASE (I8259A_IRQ_BASE + 16)
|
|
#else
|
|
#define TXX9_IRQ_BASE 0
|
|
#endif
|
|
#endif
|
|
|
|
#ifdef CONFIG_CPU_TX39XX
|
|
#define TXx9_MAX_IR 16
|
|
#else
|
|
#define TXx9_MAX_IR 32
|
|
#endif
|
|
|
|
void txx9_irq_init(unsigned long baseaddr);
|
|
int txx9_irq(void);
|
|
int txx9_irq_set_pri(int irc_irq, int new_pri);
|
|
|
|
#endif /* __ASM_TXX9IRQ_H */
|