forked from luck/tmp_suning_uos_patched
b85b82d980
http://blackfin.uclinux.org/gf/project/uclinux-dist/tracker/?action=TrackerItemEdit&tracker_item_id=3978 Section data_l1_cacheline_aligned should be defined in link script of kernel, when L1 data sram bank A is not available. In bf536 with all data cache is enabled, there is no L1 data sram. Current link script won't define section data_l1.cacheline_aligned in this case. But, if user select put cacheline_aligned data into l1 sram in kernel menuconfig, these data will be dropped and access to these data will trigger data CPLB exception. Do panic in l1 relocation code as well. Signed-off-by: Sonic Zhang <sonic.zhang@analog.com> Signed-off-by: Bryan Wu <cooloney@kernel.org> |
||
---|---|---|
.. | ||
boot | ||
configs | ||
kernel | ||
lib | ||
mach-bf527 | ||
mach-bf533 | ||
mach-bf537 | ||
mach-bf548 | ||
mach-bf561 | ||
mach-common | ||
mm | ||
oprofile | ||
Kconfig | ||
Kconfig.debug | ||
Makefile |