forked from luck/tmp_suning_uos_patched
c6e387a214
* No code changes...
* Split hw.c to multiple files for better maintenance and add some documentation on each file
code is going to grow soon (eeprom.c for example is going to get much stuff currently developed
on ath_info) so it's better this way.
* Rename following functions to maintain naming scheme:
ah_setup_xtx_desc -> ah_setup_mrr_tx_desc
(Because xtx doesn't say much, it's actually
a multi-rate-retry tx descriptor)
ath5k_hw_put_tx/rx_buf - > ath5k_hw_set_tx/rxdp
ath5k_hw_get_tx/rx_buf -> ath5k_hw_get_tx/rxdp
(We don't put any "buf" we set descriptor pointers on hw)
ath5k_hw_tx_start -> ath5k_hw_start_tx_dma
ath5k_hw_start_rx -> ath5k_hw_start_rx_dma
ath5k_hw_stop_pcu_recv -> ath5k_hw_stop_rx_pcu
(It's easier this way to identify them, we also
have ath5k_hw_start_rx_pcu which completes the
set)
ath5k_hw_set_intr -> ath5k_hw_set_imr
(As in get_isr we set imr here, not "intr")
* Move ath5k_hw_setup_rx_desc on ah->ah_setup_rx_desc so we can
include support for different rx descriptors in the future
* Further cleanups so that checkpatch doesn't complain
(only some > 80 col warnings for eeprom.h and reg.h as usual
due to comments)
Tested on 5211 and 5213 cards and works ok.
Changes-licensed-under: ISC
Signed-off-by: Nick Kossifidis <mickflemm@gmail.com>
Acked-by: Luis R. Rodriguez <lrodriguez@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
177 lines
4.0 KiB
C
177 lines
4.0 KiB
C
/*
|
|
* Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
|
|
* Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
|
|
*
|
|
* Permission to use, copy, modify, and distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
/****************\
|
|
GPIO Functions
|
|
\****************/
|
|
|
|
#include "ath5k.h"
|
|
#include "reg.h"
|
|
#include "debug.h"
|
|
#include "base.h"
|
|
|
|
/*
|
|
* Set led state
|
|
*/
|
|
void ath5k_hw_set_ledstate(struct ath5k_hw *ah, unsigned int state)
|
|
{
|
|
u32 led;
|
|
/*5210 has different led mode handling*/
|
|
u32 led_5210;
|
|
|
|
ATH5K_TRACE(ah->ah_sc);
|
|
|
|
/*Reset led status*/
|
|
if (ah->ah_version != AR5K_AR5210)
|
|
AR5K_REG_DISABLE_BITS(ah, AR5K_PCICFG,
|
|
AR5K_PCICFG_LEDMODE | AR5K_PCICFG_LED);
|
|
else
|
|
AR5K_REG_DISABLE_BITS(ah, AR5K_PCICFG, AR5K_PCICFG_LED);
|
|
|
|
/*
|
|
* Some blinking values, define at your wish
|
|
*/
|
|
switch (state) {
|
|
case AR5K_LED_SCAN:
|
|
case AR5K_LED_AUTH:
|
|
led = AR5K_PCICFG_LEDMODE_PROP | AR5K_PCICFG_LED_PEND;
|
|
led_5210 = AR5K_PCICFG_LED_PEND | AR5K_PCICFG_LED_BCTL;
|
|
break;
|
|
|
|
case AR5K_LED_INIT:
|
|
led = AR5K_PCICFG_LEDMODE_PROP | AR5K_PCICFG_LED_NONE;
|
|
led_5210 = AR5K_PCICFG_LED_PEND;
|
|
break;
|
|
|
|
case AR5K_LED_ASSOC:
|
|
case AR5K_LED_RUN:
|
|
led = AR5K_PCICFG_LEDMODE_PROP | AR5K_PCICFG_LED_ASSOC;
|
|
led_5210 = AR5K_PCICFG_LED_ASSOC;
|
|
break;
|
|
|
|
default:
|
|
led = AR5K_PCICFG_LEDMODE_PROM | AR5K_PCICFG_LED_NONE;
|
|
led_5210 = AR5K_PCICFG_LED_PEND;
|
|
break;
|
|
}
|
|
|
|
/*Write new status to the register*/
|
|
if (ah->ah_version != AR5K_AR5210)
|
|
AR5K_REG_ENABLE_BITS(ah, AR5K_PCICFG, led);
|
|
else
|
|
AR5K_REG_ENABLE_BITS(ah, AR5K_PCICFG, led_5210);
|
|
}
|
|
|
|
/*
|
|
* Set GPIO inputs
|
|
*/
|
|
int ath5k_hw_set_gpio_input(struct ath5k_hw *ah, u32 gpio)
|
|
{
|
|
ATH5K_TRACE(ah->ah_sc);
|
|
if (gpio > AR5K_NUM_GPIO)
|
|
return -EINVAL;
|
|
|
|
ath5k_hw_reg_write(ah,
|
|
(ath5k_hw_reg_read(ah, AR5K_GPIOCR) & ~AR5K_GPIOCR_OUT(gpio))
|
|
| AR5K_GPIOCR_IN(gpio), AR5K_GPIOCR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Set GPIO outputs
|
|
*/
|
|
int ath5k_hw_set_gpio_output(struct ath5k_hw *ah, u32 gpio)
|
|
{
|
|
ATH5K_TRACE(ah->ah_sc);
|
|
if (gpio > AR5K_NUM_GPIO)
|
|
return -EINVAL;
|
|
|
|
ath5k_hw_reg_write(ah,
|
|
(ath5k_hw_reg_read(ah, AR5K_GPIOCR) & ~AR5K_GPIOCR_OUT(gpio))
|
|
| AR5K_GPIOCR_OUT(gpio), AR5K_GPIOCR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Get GPIO state
|
|
*/
|
|
u32 ath5k_hw_get_gpio(struct ath5k_hw *ah, u32 gpio)
|
|
{
|
|
ATH5K_TRACE(ah->ah_sc);
|
|
if (gpio > AR5K_NUM_GPIO)
|
|
return 0xffffffff;
|
|
|
|
/* GPIO input magic */
|
|
return ((ath5k_hw_reg_read(ah, AR5K_GPIODI) & AR5K_GPIODI_M) >> gpio) &
|
|
0x1;
|
|
}
|
|
|
|
/*
|
|
* Set GPIO state
|
|
*/
|
|
int ath5k_hw_set_gpio(struct ath5k_hw *ah, u32 gpio, u32 val)
|
|
{
|
|
u32 data;
|
|
ATH5K_TRACE(ah->ah_sc);
|
|
|
|
if (gpio > AR5K_NUM_GPIO)
|
|
return -EINVAL;
|
|
|
|
/* GPIO output magic */
|
|
data = ath5k_hw_reg_read(ah, AR5K_GPIODO);
|
|
|
|
data &= ~(1 << gpio);
|
|
data |= (val & 1) << gpio;
|
|
|
|
ath5k_hw_reg_write(ah, data, AR5K_GPIODO);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Initialize the GPIO interrupt (RFKill switch)
|
|
*/
|
|
void ath5k_hw_set_gpio_intr(struct ath5k_hw *ah, unsigned int gpio,
|
|
u32 interrupt_level)
|
|
{
|
|
u32 data;
|
|
|
|
ATH5K_TRACE(ah->ah_sc);
|
|
if (gpio > AR5K_NUM_GPIO)
|
|
return;
|
|
|
|
/*
|
|
* Set the GPIO interrupt
|
|
*/
|
|
data = (ath5k_hw_reg_read(ah, AR5K_GPIOCR) &
|
|
~(AR5K_GPIOCR_INT_SEL(gpio) | AR5K_GPIOCR_INT_SELH |
|
|
AR5K_GPIOCR_INT_ENA | AR5K_GPIOCR_OUT(gpio))) |
|
|
(AR5K_GPIOCR_INT_SEL(gpio) | AR5K_GPIOCR_INT_ENA);
|
|
|
|
ath5k_hw_reg_write(ah, interrupt_level ? data :
|
|
(data | AR5K_GPIOCR_INT_SELH), AR5K_GPIOCR);
|
|
|
|
ah->ah_imr |= AR5K_IMR_GPIO;
|
|
|
|
/* Enable GPIO interrupts */
|
|
AR5K_REG_ENABLE_BITS(ah, AR5K_PIMR, AR5K_IMR_GPIO);
|
|
}
|
|
|