forked from luck/tmp_suning_uos_patched
997153b9a7
Some CPUs don't support icache.va instruction to maintain the whole smp cores' icache. Using icache.all + IPI casue a lot on performace and using defer mechanism could reduce the number of calling icache _flush_all functions. Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
30 lines
575 B
C
30 lines
575 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd.
|
|
|
|
#include <linux/syscalls.h>
|
|
#include <asm/page.h>
|
|
#include <asm/cacheflush.h>
|
|
#include <asm/cachectl.h>
|
|
|
|
SYSCALL_DEFINE3(cacheflush,
|
|
void __user *, addr,
|
|
unsigned long, bytes,
|
|
int, cache)
|
|
{
|
|
switch (cache) {
|
|
case ICACHE:
|
|
case BCACHE:
|
|
flush_icache_mm_range(current->mm,
|
|
(unsigned long)addr,
|
|
(unsigned long)addr + bytes);
|
|
case DCACHE:
|
|
dcache_wb_range((unsigned long)addr,
|
|
(unsigned long)addr + bytes);
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|