forked from luck/tmp_suning_uos_patched
d59645d6ba
This patch removes redundant board specific interrupt code for boards using sh775x processors and 4 IRQ lines in "Individual Interrupt Mode" aka IRLM. Three boards are affected: sh03, snapgear and titan. The right way to do this is to use cpu specific code provided by intc. A nice side effect is that sh03 now compiles, board not BROKEN any more. Signed-off-by: Magnus Damm <damm@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
301 lines
8.5 KiB
C
301 lines
8.5 KiB
C
/*
|
|
* SH7750/SH7751 Setup
|
|
*
|
|
* Copyright (C) 2006 Paul Mundt
|
|
* Copyright (C) 2006 Jamie Lenehan
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/platform_device.h>
|
|
#include <linux/init.h>
|
|
#include <linux/serial.h>
|
|
#include <linux/io.h>
|
|
#include <asm/sci.h>
|
|
|
|
static struct resource rtc_resources[] = {
|
|
[0] = {
|
|
.start = 0xffc80000,
|
|
.end = 0xffc80000 + 0x58 - 1,
|
|
.flags = IORESOURCE_IO,
|
|
},
|
|
[1] = {
|
|
/* Period IRQ */
|
|
.start = 21,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
[2] = {
|
|
/* Carry IRQ */
|
|
.start = 22,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
[3] = {
|
|
/* Alarm IRQ */
|
|
.start = 20,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device rtc_device = {
|
|
.name = "sh-rtc",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(rtc_resources),
|
|
.resource = rtc_resources,
|
|
};
|
|
|
|
static struct plat_sci_port sci_platform_data[] = {
|
|
{
|
|
#ifndef CONFIG_SH_RTS7751R2D
|
|
.mapbase = 0xffe00000,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.type = PORT_SCI,
|
|
.irqs = { 23, 24, 25, 0 },
|
|
}, {
|
|
#endif
|
|
.mapbase = 0xffe80000,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.type = PORT_SCIF,
|
|
.irqs = { 40, 41, 43, 42 },
|
|
}, {
|
|
.flags = 0,
|
|
}
|
|
};
|
|
|
|
static struct platform_device sci_device = {
|
|
.name = "sh-sci",
|
|
.id = -1,
|
|
.dev = {
|
|
.platform_data = sci_platform_data,
|
|
},
|
|
};
|
|
|
|
static struct platform_device *sh7750_devices[] __initdata = {
|
|
&rtc_device,
|
|
&sci_device,
|
|
};
|
|
|
|
static int __init sh7750_devices_setup(void)
|
|
{
|
|
return platform_add_devices(sh7750_devices,
|
|
ARRAY_SIZE(sh7750_devices));
|
|
}
|
|
__initcall(sh7750_devices_setup);
|
|
|
|
enum {
|
|
UNUSED = 0,
|
|
|
|
/* interrupt sources */
|
|
IRL0, IRL1, IRL2, IRL3, /* only IRLM mode supported */
|
|
HUDI, GPIOI,
|
|
DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2, DMAC_DMTE3,
|
|
DMAC_DMTE4, DMAC_DMTE5, DMAC_DMTE6, DMAC_DMTE7,
|
|
DMAC_DMAE,
|
|
PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,
|
|
PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3,
|
|
TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,
|
|
RTC_ATI, RTC_PRI, RTC_CUI,
|
|
SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI,
|
|
SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI,
|
|
WDT,
|
|
REF_RCMI, REF_ROVI,
|
|
|
|
/* interrupt groups */
|
|
DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,
|
|
};
|
|
|
|
static struct intc_vect vectors[] = {
|
|
INTC_VECT(HUDI, 0x600), INTC_VECT(GPIOI, 0x620),
|
|
INTC_VECT(TMU0, 0x400), INTC_VECT(TMU1, 0x420),
|
|
INTC_VECT(TMU2_TUNI, 0x440), INTC_VECT(TMU2_TICPI, 0x460),
|
|
INTC_VECT(RTC_ATI, 0x480), INTC_VECT(RTC_PRI, 0x4a0),
|
|
INTC_VECT(RTC_CUI, 0x4c0),
|
|
INTC_VECT(SCI1_ERI, 0x4e0), INTC_VECT(SCI1_RXI, 0x500),
|
|
INTC_VECT(SCI1_TXI, 0x520), INTC_VECT(SCI1_TEI, 0x540),
|
|
INTC_VECT(SCIF_ERI, 0x700), INTC_VECT(SCIF_RXI, 0x720),
|
|
INTC_VECT(SCIF_BRI, 0x740), INTC_VECT(SCIF_TXI, 0x760),
|
|
INTC_VECT(WDT, 0x560),
|
|
INTC_VECT(REF_RCMI, 0x580), INTC_VECT(REF_ROVI, 0x5a0),
|
|
};
|
|
|
|
static struct intc_group groups[] = {
|
|
INTC_GROUP(TMU2, TMU2_TUNI, TMU2_TICPI),
|
|
INTC_GROUP(RTC, RTC_ATI, RTC_PRI, RTC_CUI),
|
|
INTC_GROUP(SCI1, SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI),
|
|
INTC_GROUP(SCIF, SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI),
|
|
INTC_GROUP(REF, REF_RCMI, REF_ROVI),
|
|
};
|
|
|
|
static struct intc_prio priorities[] = {
|
|
INTC_PRIO(SCIF, 3),
|
|
INTC_PRIO(SCI1, 3),
|
|
INTC_PRIO(DMAC, 7),
|
|
};
|
|
|
|
static struct intc_prio_reg prio_registers[] = {
|
|
{ 0xffd00004, 16, 4, /* IPRA */ { TMU0, TMU1, TMU2, RTC } },
|
|
{ 0xffd00008, 16, 4, /* IPRB */ { WDT, REF, SCI1, 0 } },
|
|
{ 0xffd0000c, 16, 4, /* IPRC */ { GPIOI, DMAC, SCIF, HUDI } },
|
|
{ 0xffd00010, 16, 4, /* IPRD */ { IRL0, IRL1, IRL2, IRL3 } },
|
|
{ 0xfe080000, 32, 4, /* INTPRI00 */ { 0, 0, 0, 0,
|
|
TMU4, TMU3,
|
|
PCIC1, PCIC0_PCISERR } },
|
|
};
|
|
|
|
static DECLARE_INTC_DESC(intc_desc, "sh7750", vectors, groups,
|
|
priorities, NULL, prio_registers, NULL);
|
|
|
|
/* SH7750, SH7750S, SH7751 and SH7091 all have 4-channel DMA controllers */
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7750) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7750S) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7751) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7091)
|
|
static struct intc_vect vectors_dma4[] = {
|
|
INTC_VECT(DMAC_DMTE0, 0x640), INTC_VECT(DMAC_DMTE1, 0x660),
|
|
INTC_VECT(DMAC_DMTE2, 0x680), INTC_VECT(DMAC_DMTE3, 0x6a0),
|
|
INTC_VECT(DMAC_DMAE, 0x6c0),
|
|
};
|
|
|
|
static struct intc_group groups_dma4[] = {
|
|
INTC_GROUP(DMAC, DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2,
|
|
DMAC_DMTE3, DMAC_DMAE),
|
|
};
|
|
|
|
static DECLARE_INTC_DESC(intc_desc_dma4, "sh7750_dma4",
|
|
vectors_dma4, groups_dma4,
|
|
priorities, NULL, prio_registers, NULL);
|
|
#endif
|
|
|
|
/* SH7750R and SH7751R both have 8-channel DMA controllers */
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || defined(CONFIG_CPU_SUBTYPE_SH7751R)
|
|
static struct intc_vect vectors_dma8[] = {
|
|
INTC_VECT(DMAC_DMTE0, 0x640), INTC_VECT(DMAC_DMTE1, 0x660),
|
|
INTC_VECT(DMAC_DMTE2, 0x680), INTC_VECT(DMAC_DMTE3, 0x6a0),
|
|
INTC_VECT(DMAC_DMTE4, 0x780), INTC_VECT(DMAC_DMTE5, 0x7a0),
|
|
INTC_VECT(DMAC_DMTE6, 0x7c0), INTC_VECT(DMAC_DMTE7, 0x7e0),
|
|
INTC_VECT(DMAC_DMAE, 0x6c0),
|
|
};
|
|
|
|
static struct intc_group groups_dma8[] = {
|
|
INTC_GROUP(DMAC, DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2,
|
|
DMAC_DMTE3, DMAC_DMTE4, DMAC_DMTE5,
|
|
DMAC_DMTE6, DMAC_DMTE7, DMAC_DMAE),
|
|
};
|
|
|
|
static DECLARE_INTC_DESC(intc_desc_dma8, "sh7750_dma8",
|
|
vectors_dma8, groups_dma8,
|
|
priorities, NULL, prio_registers, NULL);
|
|
#endif
|
|
|
|
/* SH7750R, SH7751 and SH7751R all have two extra timer channels */
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7751) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7751R)
|
|
static struct intc_vect vectors_tmu34[] = {
|
|
INTC_VECT(TMU3, 0xb00), INTC_VECT(TMU4, 0xb80),
|
|
};
|
|
|
|
static struct intc_mask_reg mask_registers[] = {
|
|
{ 0xfe080040, 0xfe080060, 32, /* INTMSK00 / INTMSKCLR00 */
|
|
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
|
0, 0, 0, 0, 0, 0, TMU4, TMU3,
|
|
PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,
|
|
PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2,
|
|
PCIC1_PCIDMA3, PCIC0_PCISERR } },
|
|
};
|
|
|
|
static DECLARE_INTC_DESC(intc_desc_tmu34, "sh7750_tmu34",
|
|
vectors_tmu34, NULL, priorities,
|
|
mask_registers, prio_registers, NULL);
|
|
#endif
|
|
|
|
/* SH7750S, SH7750R, SH7751 and SH7751R all have IRLM priority registers */
|
|
static struct intc_vect vectors_irlm[] = {
|
|
INTC_VECT(IRL0, 0x240), INTC_VECT(IRL1, 0x2a0),
|
|
INTC_VECT(IRL2, 0x300), INTC_VECT(IRL3, 0x360),
|
|
};
|
|
|
|
static DECLARE_INTC_DESC(intc_desc_irlm, "sh7750_irlm", vectors_irlm, NULL,
|
|
priorities, NULL, prio_registers, NULL);
|
|
|
|
/* SH7751 and SH7751R both have PCI */
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7751) || defined(CONFIG_CPU_SUBTYPE_SH7751R)
|
|
static struct intc_vect vectors_pci[] = {
|
|
INTC_VECT(PCIC0_PCISERR, 0xa00), INTC_VECT(PCIC1_PCIERR, 0xae0),
|
|
INTC_VECT(PCIC1_PCIPWDWN, 0xac0), INTC_VECT(PCIC1_PCIPWON, 0xaa0),
|
|
INTC_VECT(PCIC1_PCIDMA0, 0xa80), INTC_VECT(PCIC1_PCIDMA1, 0xa60),
|
|
INTC_VECT(PCIC1_PCIDMA2, 0xa40), INTC_VECT(PCIC1_PCIDMA3, 0xa20),
|
|
};
|
|
|
|
static struct intc_group groups_pci[] = {
|
|
INTC_GROUP(PCIC1, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,
|
|
PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3),
|
|
};
|
|
|
|
static DECLARE_INTC_DESC(intc_desc_pci, "sh7750_pci", vectors_pci, groups_pci,
|
|
priorities, mask_registers, prio_registers, NULL);
|
|
#endif
|
|
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7750) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7750S) || \
|
|
defined(CONFIG_CPU_SUBTYPE_SH7091)
|
|
void __init plat_irq_setup(void)
|
|
{
|
|
/*
|
|
* same vectors for SH7750, SH7750S and SH7091 except for IRLM,
|
|
* see below..
|
|
*/
|
|
register_intc_controller(&intc_desc);
|
|
register_intc_controller(&intc_desc_dma4);
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7750R)
|
|
void __init plat_irq_setup(void)
|
|
{
|
|
register_intc_controller(&intc_desc);
|
|
register_intc_controller(&intc_desc_dma8);
|
|
register_intc_controller(&intc_desc_tmu34);
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7751)
|
|
void __init plat_irq_setup(void)
|
|
{
|
|
register_intc_controller(&intc_desc);
|
|
register_intc_controller(&intc_desc_dma4);
|
|
register_intc_controller(&intc_desc_tmu34);
|
|
register_intc_controller(&intc_desc_pci);
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7751R)
|
|
void __init plat_irq_setup(void)
|
|
{
|
|
register_intc_controller(&intc_desc);
|
|
register_intc_controller(&intc_desc_dma8);
|
|
register_intc_controller(&intc_desc_tmu34);
|
|
register_intc_controller(&intc_desc_pci);
|
|
}
|
|
#endif
|
|
|
|
#define INTC_ICR 0xffd00000UL
|
|
#define INTC_ICR_IRLM (1<<7)
|
|
|
|
void __init plat_irq_setup_pins(int mode)
|
|
{
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7750) || defined(CONFIG_CPU_SUBTYPE_SH7091)
|
|
BUG(); /* impossible to mask interrupts on SH7750 and SH7091 */
|
|
return;
|
|
#endif
|
|
|
|
switch (mode) {
|
|
case IRQ_MODE_IRQ: /* individual interrupt mode for IRL3-0 */
|
|
ctrl_outw(ctrl_inw(INTC_ICR) | INTC_ICR_IRLM, INTC_ICR);
|
|
register_intc_controller(&intc_desc_irlm);
|
|
break;
|
|
default:
|
|
BUG();
|
|
}
|
|
}
|